W681512
SINGLE-CHANNEL
VOICEBAND CODEC
Data Sheet
Revision C17
W681512
Publication Release Date: January 2011
- 2 - Revision C17
1. GENERAL DESCRIPTION
The W681512 is a general-purpose single channel PCM CODEC with pin-selectable -Law or A-Law
companding. The device is compliant with the ITU G.712 specification. It operates from a single +5V
power supply and is available in 20-pin SOG (SOP), SSOP and TSSOP package. Functions performed
include digitization and reconstruction of voice signals, and band limiting and smoothing filters required
for PCM systems. The filters are compliant with ITU G.712 specification. W681512 performance is
specified over the industrial temperature range of –40C to +85C.
The W681512 includes an on-chip precision voltage reference and an additional power amplifier,
capable of driving 300 loads differentially up to a level of 6.3V peak-to-peak. The analog section is
fully differential, reducing noise and improving the power supply rejection ratio. The data transfer
protocol supports both long-frame and short-frame synchronous communications for PCM
applications, and IDL and GCI communications for ISDN applications. W681512 accepts seven
master clock rates between 256 kHz and 4.096 MHz, and an on-chip pre-scaler automatically
determines the division ratio for the required internal clock.
2. FEATURES
Single +5V power supply
Typical power dissipation of 30 mW,
power-down mode of 0.5 W
Fully-differential analog circuit design and
output signals
Differential Analog Outputs
On-chip precision reference of 1.575 V for
a 0 dBm TLP at 600 (775mVRMS)
Push-pull power amplifiers with external
gain adjustment with 300 load capability
Seven master clock rates of 256 kHz to
4.096 MHz
Pin-selectable -Law and A-Law
companding (compliant with ITU G.711)
CODEC A/D and D/A filtering compliant
with ITU G.712
Industrial temperature range (–40C to
+85C)
Pb-Free Packages: 20-pin SOG (SOP),
SSOP and TSSOP
ApplIcations
VoIP, Voice over Networks equipment
Digital telephone and communication
systems
Wireless Voice devices
DECT/Digital Cordless phones
Broadband Access Equipment
Bluetooth Headsets
Fiber-to-curb equipment
Enterprise phones
Digital Voice Recorders
W681512
Publication Release Date: January 2011
- 3 - Revision C17
3. BLOCK DIAGRAM
256 kHz,
512 kHz,
1536 kHz,
1544 kHz,
2048 kHz,
2560 kHz
& 4096 kHz
MCLK
256 kHz
8 kHz
Pre
-
scaler
V
DD
V
SS
Power Conditioning
Voltage reference
V
AG
PUI
G.712 CODEC
G.711
/A
-
Law
PAO+
PAO-
PAI
RO
AO
AI-
/A
-
Law
Tra
ns
mit
PC
M
Int
erf
ace
Re
cei
ve
PC
M
Int
erf
ace
FST
PCMT
FSR
BCLKR
PCMR
256 kHz,
512 kHz,
1536 kHz,
1544 kHz,
2048 kHz,
2560 kHz
& 4096 kHz
MCLK
256 kHz
8 kHz
Pre
-
Scaler
Power Conditioning
Voltage reference
V
AG
G.712 CODEC
G.711
/A
-
Law
RO+
/A
-
Law
G.712 CODEC
G.711
/A
-
Law
/A
-
Law
Transmit
PCM
Interface
Receive
PCM
Interface
BCLKR
RO-
AI+
W681512
Publication Release Date: January 2011
- 4 - Revision C17
4. TABLE OF CONTENTS
1. GENERAL DESCRIPTION .................................................................................................................. 2
2. FEATURES ......................................................................................................................................... 2
3. BLOCK DIAGRAM ............................................................................................................................... 3
4. TABLE OF CONTENTS ...................................................................................................................... 4
5. PIN CONFIGURATION ....................................................................................................................... 6
6. PIN DESCRIPTION ............................................................................................................................. 7
7. FUNCTIONAL DESCRIPTION ............................................................................................................ 8
7.1. Transmit Path ................................................................................................................................. 8
7.2. Receive Path .................................................................................................................................. 9
7.3. Power Management ..................................................................................................................... 10
7.3.1. Analog and Digital Supply ..................................................................................................... 10
7.3.2. Analog Ground Reference Voltage Output ............................................................................ 10
7.4. PCM Interface .............................................................................................................................. 10
7.4.1. Long Frame Sync .................................................................................................................. 10
7.4.2. Short Frame Sync ................................................................................................................. 11
7.4.3. General Circuit Interface (GCI) ............................................................................................. 11
7.4.4. Interchip Digital Link (IDL) ..................................................................................................... 11
7.4.5. System Timing ....................................................................................................................... 11
8. TIMING DIAGRAMS .......................................................................................................................... 12
9. ABSOLUTE MAXIMUM RATINGS .................................................................................................... 19
9.1. Absolute Maximum Ratings ......................................................................................................... 19
9.2. Operating Conditions ................................................................................................................... 19
10. ELECTRICAL CHARACTERISTICS ............................................................................................... 20
10.1. General Parameters ................................................................................................................... 20
10.2. Analog Signal Level and Gain Parameters ................................................................................ 21
10.3. Analog Distortion and Noise Parameters ................................................................................... 22
10.4. Analog Input and Output Amplifier Parameters ......................................................................... 23
10.5. Digital I/O ................................................................................................................................... 25
10.5.1. -Law Encode Decode Characteristics ............................................................................... 25
10.5.2. A-Law Encode Decode Characteristics ............................................................................... 26
10.5.3. PCM Codes for Zero and Full Scale .................................................................................... 27
10.5.4. PCM Codes for 0dBm0 Output ........................................................................................... 27
W681512
Publication Release Date: January 2011
- 5 - Revision C17
11. TYPICAL APPLICATION CIRCUIT ................................................................................................. 28
12. PACKAGE SPECIFICATION ........................................................................................................... 30
12.1. 20L SOG (SOP)-300mil ............................................................................................................. 30
12.2. 20L SSOP-209 mil ..................................................................................................................... 31
12.3. 20L TSSOP - 4.4X6.5mm .......................................................................................................... 32
13. ORDERING INFORMATION ........................................................................................................... 33
14. VERSION HISTORY ....................................................................................................................... 34
W681512
Publication Release Date: January 2011
- 6 - Revision C17
5. PIN CONFIGURATION
20
19
18
17
16
15
14
13
12
11
SINGLE
CHANNEL
CODEC
1
2
3
4
5
6
7
8
9
10
RO+
RO-
PAI
PAO-
PAO+
V
DD
FSR
PCMR
BCLKR
PUI
V
AG
AI+
AI-
AO
/A
V
SS
FST
PCMT
BCLKT
MCLK
20
19
18
17
16
15
14
13
12
11
SINGLE
CHANNEL
CODEC
1
2
3
4
5
6
7
8
9
10
V
DD
FSR
BCLKR
V
AG
/A-Law
V
SS
BCLKT
MCLK
SOG/SSOP/TSSOP
SO
G
(
SOP)
/
SSOP
/TSSOP
W681512
Publication Release Date: January 2011
- 7 - Revision C17
6. PIN DESCRIPTION
Pin
Name
Pin
No.
Functionality
RO+
1
Non-inverting output of the receive smoothing filter. This pin can typically drive a 2 k load to
1.575 volt peak referenced to the analog ground level.
RO-
2
Inverting output of the receive smoothing filter. This pin can typically drive a 2 k load to 1.575
volt peak referenced to the analog ground level.
PAI
3
This pin is the inverting input to the power amplifier. Its DC level is at the VAG voltage.
PAO-
4
Inverting power amplifier output. This pin can drive a 300 load to 1.575 volt peak referenced
to the VAG voltage level.
PAO+
5
Non-inverting power amplifier output. This pin can drive a 300 load to 1.575 volt peak
referenced to the VAG voltage level.
VDD
6
Power supply. This pin should be decoupled to VSS with a 0.1F ceramic capacitor.
FSR
7
8 kHz Frame Sync input for the PCM receive section. This pin also selects channel 0 or
channel 1 in the GCI and IDL modes. It can also be connected to the FST pin when transmit
and receive are synchronous operations.
PCMR
8
PCM input data receive pin. The data needs to be synchronous with the FSR and BCLKR pins.
BCLKR
9
PCM receive bit clock input pin. This pin also selects the interface mode. The GCI mode is
selected when this pin is tied to VSS. The IDL mode is selected when this pin is tied to VDD.
This pin can also be tied to the BCLKT when transmit and receive are synchronous operations.
PUI
10
Power up input signal. When this pin is tied to VDD, the part is powered up. When tied to VSS,
the part is powered down.
MCLK
11
System master clock input. Possible input frequencies are 256 kHz, 512 kHz, 1536 kHz, 1544
kHz, 2048 kHz, 2560 kHz & 4096 kHz. For a better performance, it is recommended to have
the MCLK signal synchronous and aligned to the FST signal. This is a requirement in the case
of 256 and 512 kHz frequency.
BCLKT
12
PCM transmit bit clock input pin.
PCMT
13
PCM output data transmit pin. The output data is synchronous with the FST and BCLKT pins.
FST
14
8 kHz transmit frame sync input. This pin synchronizes the transmit data bytes.
VSS
15
This is the supply ground. This pin should be connected to 0V.
/A-Law
16
Compander mode select pin. -Law companding is selected when this pin is tied to VDD. A-Law
companding is selected when this pin is tied to VSS.
AO
17
Analog output of the first gain stage in the transmit path.
AI-
18
Inverting input of the first gain stage in the transmit path.
AI+
19
Non-inverting input of the first gain stage in the transmit path.
VAG
20
Mid-Supply analog ground pin, which supplies a 2.4 Volt reference voltage for all-analog signal
processing. This pin should be decoupled to VSS with a 0.01F to 0.1 F capacitor. This pin
becomes high impedance when the chip is powered down.
W681512
Publication Release Date: January 2011
- 8 - Revision C17
7. FUNCTIONAL DESCRIPTION
W681512 is a single-rail, single channel PCM CODEC for voiceband applications. The CODEC
complies with the specifications of the ITU-T G.712 recommendation. The CODEC also includes a
complete -Law and A-Law compander. The -Law and A-Law companders are designed to comply
with the specifications of the ITU-T G.711 recommendation.
The block diagram in section 3 shows the main components of the W681512. The chip consists of a
PCM interface, which can process long and short frame sync formats, as well as GCI and IDL formats.
The pre-scaler of the chip provides the internal clock signals and synchronizes the CODEC sample
rate with the external frame sync frequency. The power conditioning block provides the internal
power supply for the digital and the analog section, while the voltage reference block provides a
precision analog ground voltage for the analog signal processing. The main CODEC block diagram is
shown in section 3.
Figure 7.1 The W681512 Signal Path
7.1. Transmit Path
The A-to-D path of the CODEC contains an analog input amplifier with externally configurable gain
setting (see application examples in section 11). The device has an input operational amplifier whose
output is the input to the encoder section. If the input amplifier is not required for operation it can be
powered down and bypassed. In that case a single ended input signal can be applied to the AO pin or
the AI- pin. The AO pin becomes high input impedance when the input amplifier is powered down. The
input amplifier can be powered down by connecting the AI+ pin to VDD or VSS. The AO pin is selected
PAO+
PAO
8
/A
-
Contr
AI+
AI
-
w
/A
-
Contr
ol
AO
+
RO
-
-
VA
G
Ant
-
Aliasi
Filter
= 3400
Hz
Ant
i
-
Aliasi
n
g
Filter
f
C
= 200
Hz
High
Pas
s
Filte
Smoothi
n
g
Filter
2
Hz
Smoothi
n
g
Filter
1
8
/A
Control
8
/A
-
Control
PAI
V
AG
Ant
-
Aliasing
Filter
-
Aliasing
Filter
Ant
-
Filter
High Pass
Filter
Smoothing
Filter
Filter
Smoothing
Filter
Filter
Receive Path
Transmit Path
+ -
- +
+
-
-
+
-
-
A/D
Converter
D/A
Converter
f
C
= 3400Hz
f
C
= 3400Hz
C
= 200Hz
f
RO
+
W681512
Publication Release Date: January 2011
- 9 - Revision C17
as an input when AI+ is tied to VDD and the AI- pin is selected as an input when AI+ is tied to VSS (see
Table 7.1).
AI+
Input Amplifier
Input
VDD
Powered Down
AO
1.2 to VDD-1.2
Powered Up
AI+, AI-
VSS
Powered Down
AI-
Table 7.1 Input Amplifier Modes of operation
When the input amplifier is powered down, the input signal at AO or AI- needs to be referenced to the
analog ground voltage VAG.
The output of the input amplifier is fed through a low-pass filter to prevent aliasing at the switched
capacitor 3.4 kHz low pass filter. The 3.4 kHz switched capacitor low pass filter prevents aliasing of
input signals above 4 kHz, due to the sampling at 8 kHz. The output of the 3.4 kHz low pass filter is
filtered by a high pass filter with a 200 Hz cut-off frequency. The filters are designed according to the
recommendations in the G.712 ITU-T specification. From the output of the high pass filter the signal is
digitized. The signal is converted into a compressed 8-bit digital representation with either -Law or A-
Law format. The -Law or A-Law format is pin-selectable through the /A-Law pin. The compression
format can be selected according to Table 7.2.
/A-Law Pin
Format
VSS
A-Law
VDD
-Law
Table 7.2. Pin-selectable Compression Format
The digital 8-bit -Law or A-Law samples are fed to the PCM interface for serial transmission at the
data rate supplied by the external BCLKT.
7.2. Receive Path
The 8-bit digital input samples for the D-to-A path are serially shifted in by the PCM interface and
converted to parallel data bits. During every cycle of the frame sync FSR, the parallel data bits are fed
through the pin-selectable -Law or A-Law expander and converted to analog samples. The mode of
expansion is selected by the /A-Law pin as shown in Table 7.2. The analog samples are filtered by a
low-pass smoothing filter with a 3.4 kHz cut-off frequency, according to the ITU-T G.712 specification.
A sin(x)/x compensation is integrated with the low pass smoothing filter. The output of this filter is
buffered to provide the differential receive output signals RO+ and RO-. The RO+ or RO- outputs can
be externally connected to the PAI pin to provide a differential output with high driving capability at the
PAO+ and PAO- pins. By using external resistors (see section 11 for examples), various gain settings
of this output amplifier can be achieved. If the transmit power amplifier is not in use, it can be powered
down by connecting PAI to VDD.
W681512
Publication Release Date: January 2011
- 10 - Revision C17
7.3. POWER MANAGEMENT
7.3.1. Analog and Digital Supply
The power supply for the analog and digital parts of the W681512 must be 5V +/- 10%. This supply
voltage is connected to the VDD pin. The VDD pin needs to be decoupled to ground through a 0.1 F
ceramic capacitor.
7.3.2. Analog Ground Reference Voltage Output
The analog ground reference voltage is available for external reference at the VAG pin. This voltage
needs to be decoupled to VSS through a 0.01 F to a 0.1 F ceramic capacitor.
7.4. PCM INTERFACE
The PCM interface is controlled by pins BCLKR, FSR, BCLKT & FST. The input data is received
through the PCMR pin and the output data is transmitted through the PCMT pin. The modes of
operation of the interface are shown in Table 7.3.
BCLKR
FSR
Interface Mode
64 kHz to 4.096 MHz
8 kHz
Long or Short Frame Sync
VSS
VSS
ISDN GCI with active channel B1
VSS
VDD
ISDN GCI with active channel B2
VDD
VSS
ISDN IDL with active channel B1
VDD
VDD
ISDN IDL with active channel B2
Table 7.3 PCM Interface mode selections
7.4.1. Long Frame Sync
The Long Frame Sync or Short Frame Sync interface mode can be selected by connecting the BCLKR
or BCLKT pin to a 64 kHz to 4.096 MHz clock and connecting the FSR or FST pin to the 8 kHz frame
sync. The device synchronizes the data word for the PCM interface and the CODEC sample rate on
the positive edge of the Frame Sync signal. It recognizes a Long Frame Sync when the FST pin is held
HIGH for two consecutive falling edges of the bit-clock at the BCLKT pin. The length of the Frame
Sync pulse can vary from frame to frame, as long as the positive frame sync edge occurs every 125
sec. During data transmission in the Long Frame Sync mode, the transmit data pin PCMT will
become low impedance when the Frame Sync signal FST is HIGH or when the 8 bit data word is being
transmitted. The transmit data pin PCMT will become high impedance when the Frame Sync signal
FST becomes LOW while the data is transmitted or when half of the LSB is transmitted. The internal
decision logic will determine whether the next frame sync is a long or a short frame sync, based on the
previous frame sync pulse. To avoid bus collisions, the PCMT pin will be high impedance for two frame
sync cycles after every power down state. More detailed timing information can be found in the
interface timing section.
W681512
Publication Release Date: January 2011
- 11 - Revision C17
7.4.2. Short Frame Sync
The W681512 operates in the Short Frame Sync Mode when the Frame Sync signal at pin FST is
HIGH for one and only one falling edge of the bit-clock at the BCLKT pin. On the following rising edge
of the bit-clock, the W681512 starts clocking out the data on the PCMT pin, which will also change
from high to low impedance state. The data transmit pin PCMT will go back to the high impedance
state halfway through the LSB. The Short Frame Sync operation of the W681512 is based on an 8-bit
data word. When receiving data on the PCMR pin, the data is clocked in on the first falling edge after
the falling edge that coincides with the Frame Sync signal. The internal decision logic will determine
whether the next frame sync is a long or a short frame sync, based on the previous frame sync pulse.
To avoid bus collisions, the PCMT pin will be high impedance for two frame sync cycles after every
power down state. More detailed timing information can be found in the interface timing section.
7.4.3. General Circuit Interface (GCI)
The GCI interface mode is selected when the BCLKR pin is connected to VSS for two or more frame
sync cycles. It can be used as a 2B+D timing interface in an ISDN application. The GCI interface
consists of 4 pins : FSC (FST), DCL (BCLKT), Dout (PCMT) & Din (PCMR). The FSR pin selects
channel B1 or B2 for transmit and receive. Data transitions occur on the positive edges of the data
clock DCL. The Frame Sync positive edge is aligned with the positive edge of the data clock DCLK.
The data rate is running half the speed of the bit-clock. The channels B1 and B2 are transmitted
consecutively. Therefore, channel B1 is transmitted on the first 16 clock cycles of DCL and B2 is
transmitted on the second 16 clock cycles of DCL. For more timing information, see the timing section.
7.4.4. Interchip Digital Link (IDL)
The IDL interface mode is selected when the BCLKR pin is connected to VDD for two or more frame
sync cycles. It can be used as a 2B+D timing interface in an ISDN application. The IDL interface
consists of 4 pins : IDL SYNC (FST), IDL CLK (BCLKT), IDL TX (PCMT) & IDL RX (PCMR). The FSR
pin selects channel B1 or B2 for transmit and receive. The data for channel B1 is transmitted on the
first positive edge of the IDL CLK after the IDL SYNC pulse. The IDL SYNC pulse is one IDL CLK cycle
long. The data for channel B2 is transmitted on the eleventh positive edge of the IDL CLK after the IDL
SYNC pulse. The data for channel B1 is received on the first negative edge of the IDL CLK after the
IDL SYNC pulse. The data for channel B2 is received on the eleventh negative edge of the IDL CLK
after the IDL SYNC pulse. The transmit signal pin IDL TX becomes high impedance when not used for
data transmission and also in the time slot of the unused channel. For more timing information, see the
timing section.
7.4.5. System Timing
The system can work at 256 kHz, 512 kHz, 1536 kHz, 1544 kHz, 2048 kHz, 2560 kHz & 4096 kHz
master clock rates. The system clock is supplied through the master clock input MCLK and can be
derived from the bit-clock if desired. An internal pre-scaler is used to generate a fixed 256 kHz and 8
kHz sample clock for the internal CODEC. The pre-scaler measures the master clock frequency
versus the Frame Sync frequency and sets the division ratio accordingly. If the Frame Sync is LOW for
the entire frame sync period while the MCLK and BCLK pin clock signals are still present, the
W681512 will enter the low power standby mode. Another way to power down is to set the PUI pin to
LOW. When the system needs to be powered up again, the PUI pin needs to be set to HIGH and the
Frame Sync pulse needs to be present. It will take two Frame Sync cycles before the pin PCMT will
become low impedance.
W681512
Publication Release Date: January 2011
- 12 - Revision C17
8. TIMING DIAGRAMS
Figure 8.1 Long Frame Sync PCM Timing
F ST
B C L K T
D7 D6 D5 D4 D3 D2 D1PC M T
M SB L SB
TH ID TB C K
D0
TB C K H TB C K L
TFS
TF T F H
TF T R S
TF T R H
TH ID
TB D T D
TF D T D
0 1 2 3 4 5 7 8 0 1
M SB L SB
F SR
B C L K R
TB C K
D6 D5 D4 D3 D2 D1 D0PC M R D7
TD R H
TD R S
TB C K H TB C K L
TFS
TF R F H
TF R R S
TF R R H
0 1 2 3 4 5 6 7 8 0 1
6
M C L K
TF T R H M TF T R S M TM C K H TM C K L
TM C K
TR IS E TF A L L
TF S L
TF S L
W681512
Publication Release Date: January 2011
- 13 - Revision C17
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNIT
1/TFS
FST, FSR Frequency
---
8
---
kHz
TFSL
FST / FSR Minimum LOW Width 1
TBCK
sec
1/TBCK
BCLKT, BCLKR Frequency
64
---
4096
kHz
TBCKH
BCLKT, BCLKR HIGH Pulse Width
50
---
---
ns
TBCKL
BCLKT, BCLKR LOW Pulse Width
50
---
---
ns
TFTRH
BCLKT 0 Falling Edge to FST Rising
Edge Hold Time
20
---
---
ns
TFTRS
FST Rising Edge to BCLKT 1 Falling
edge Setup Time
80
---
---
ns
TFTFH
BCLKT 2 Falling Edge to FST Falling
Edge Hold Time
50
---
---
ns
TFDTD
FST Rising Edge to Valid PCMT Delay
Time
---
---
60
ns
TBDTD
BCLKT Rising Edge to Valid PCMT
Delay Time
---
---
60
ns
THID
Delay Time from the Later of FST
Falling Edge, or
BCLKT 8 Falling Edge to PCMT Output
High Impedance
10
---
60
ns
TFRRH
BCLKR 0 Falling Edge to FSR Rising
Edge Hold Time
20
---
---
ns
TFRRS
FSR Rising Edge to BCLKR 1 Falling
edge Setup Time
80
---
---
ns
TFRFH
BCLKR 2 Falling Edge to FSR Falling
Edge Hold Time
50
---
---
ns
TDRS
Valid PCMR to BCLKR Falling Edge
Setup Time
0
---
---
ns
TDRH
PCMR Hold Time from BCLKR Falling
Edge
50
---
---
ns
Table 8.1 Long Frame Sync PCM Timing Parameters
1 TFSL must be at least TBCK
W681512
Publication Release Date: January 2011
- 14 - Revision C17
Figure 8.2 Short Frame Sync PCM Timing
D7 D6 D5 D4 D3 D2 D1
M SB L SB
TB C K
D0
TB C K H TB C K L
TFS
TF T R S
TF T R H
TH ID
TB D T D
0 1 2 3 4 5 6 7 8 0 1
F ST
B C L K T
PC M T
TB D T D
TF T F H
-1
TF T F S
M SB L SB
TB C K
D6 D5 D4 D3 D2 D1 D0D7
TD R H
TD R S
TB C K H TB C K L
TFS
TF R R S
TF R R H
0 1 2 3 4 5 6 7 8 0 1
F SR
B C L K R
PC M R
TF R F H
-1
TF R F S
M C L K
TF T R H M TF T R S M TM C K H TM C K L
TM C K
TR IS E TF A L L
W681512
Publication Release Date: January 2011
- 15 - Revision C17
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNIT
1/TFS
FST, FSR Frequency
---
8
---
kHz
1/TBCK
BCLKT, BCLKR Frequency
64
---
4096
kHz
TBCKH
BCLKT, BCLKR HIGH Pulse Width
50
---
---
ns
TBCKL
BCLKT, BCLKR LOW Pulse Width
50
---
---
ns
TFTRH
BCLKT –1 Falling Edge to FST Rising Edge Hold Time
20
---
---
ns
TFTRS
FST Rising Edge to BCLKT 0 Falling edge Setup Time
80
---
---
ns
TFTFH
BCLKT 0 Falling Edge to FST Falling Edge Hold Time
50
---
---
ns
TFTFS
FST Falling Edge to BCLKT 1 Falling Edge Setup
Time
50
---
---
ns
TBDTD
BCLKT Rising Edge to Valid PCMT Delay Time
10
---
60
ns
THID
Delay Time from BCLKT 8 Falling Edge to PCMT
Output High Impedance
10
---
60
ns
TFRRH
BCLKR –1 Falling Edge to FSR Rising Edge Hold
Time
20
---
---
ns
TFRRS
FSR Rising Edge to BCLKR 0 Falling edge Setup
Time
80
---
---
ns
TFRFH
BCLKR 0 Falling Edge to FSR Falling Edge Hold Time
50
---
---
ns
TFRFS
FSR Falling Edge to BCLKR 1 Falling Edge Setup
Time
50
---
---
ns
TDRS
Valid PCMR to BCLKR Falling Edge Setup Time
0
---
---
ns
TDRH
PCMR Hold Time from BCLKR Falling Edge
50
---
---
ns
Table 8.2 Short Frame Sync PCM Timing Parameters
W681512
Publication Release Date: January 2011
- 16 - Revision C17
Figure 8.3 IDL PCM Timing
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNIT
1/TFS
FST Frequency
---
8
---
kHz
1/TBCK
BCLKT Frequency
256
---
4096
kHz
TBCKH
BCLKT HIGH Pulse Width
50
---
---
ns
TBCKL
BCLKT LOW Pulse Width
50
---
---
ns
TFSRH
BCLKT –1 Falling Edge to FST Rising Edge
Hold Time
20
---
---
ns
TFSRS
FST Rising Edge to BCLKT 0 Falling edge
Setup Time
60
---
---
ns
TFSFH
BCLKT 0 Falling Edge to FST Falling Edge
Hold Time
20
---
---
ns
TBDTD
BCLKT Rising Edge to Valid PCMT Delay
Time
10
---
60
ns
THID
Delay Time from the BCLKT 8 Falling Edge
(B1 channel) or BCLKT 18 Falling Edge (B2
Channel) to PCMT Output High Impedance
10
---
50
ns
TDRS
Valid PCMR to BCLKT Falling Edge Setup
Time
20
---
---
ns
TDRH
PCMR Hold Time from BCLKT Falling Edge
75
---
---
ns
Table 8.3 IDL PCM Timing Parameters
F ST
B C L K T
PC M T
PC M R
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
TFS
TF S R H
TF S F H
TF S R S
TB D T D TB D T D TB D T D TB D T D
TH ID
TH ID
TD R S TD R S
TD R H TD R H
B C H = 0
B 1 C hannel
B C H = 1
B 2 C hannel
M SB
M SB
M SB
M SB
L SB
L SB
L SB
L SB
TB C K
TB C K H TB C K L
-1
W681512
Publication Release Date: January 2011
- 17 - Revision C17
Figure 8.4 GCI PCM Timing
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNIT
1/TFST
FST Frequency
---
8
---
kHz
1/TBCK
BCLKT Frequency
512
---
6176
kHz
TBCKH
BCLKT HIGH Pulse Width
50
---
---
ns
TBCKL
BCLKT LOW Pulse Width
50
---
---
ns
TFSRH
BCLKT 0 Falling Edge to FST Rising Edge Hold Time
20
---
---
ns
TFSRS
FST Rising Edge to BCLKT 1 Falling edge Setup Time
60
---
---
ns
TFSFH
BCLKT 1 Falling Edge to FST Falling Edge Hold Time
20
---
---
ns
TFDTD
FST Rising Edge to Valid PCMT Delay Time
---
---
60
ns
TBDTD
BCLKT Rising Edge to Valid PCMT Delay Time
---
---
60
ns
THID
Delay Time from the BCLKT 16 Falling Edge (B1
channel) or BCLKT 32 Falling Edge (B2 Channel) to
PCMT Output High Impedance
10
---
50
ns
TDRS
Valid PCMR to BCLKT Rising Edge Setup Time
20
---
---
ns
TDRH
PCMR Hold Time from BCLKT Rising Edge
---
---
60
ns
Table 8.4 GCI PCM Timing Parameters
F ST
B C L K T
PC M T
PC M R
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
TFS
TF D T D TB D T D TB D T D TB D T D
TH ID
TH ID
TD R S TD R S
TD R H TD R H
B C H = 0
B 1 C hannel
B C H = 1
B 2 C hannel
M SB
M SB
M SB
M SB
L SB
L SB
L SB
L SB
TF S R H
TF S F H
TF S R S
TB C K
TB C K H TB C K L
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 3410
W681512
Publication Release Date: January 2011
- 18 - Revision C17
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNIT
1/TMCK
Master Clock Frequency
---
256
512
1536
1544
2048
2560
4096
---
kHz
TMCKH /
TMCK
MCLK Duty Cycle for 256 kHz Operation
45%
55%
TMCKH
Minimum Pulse Width HIGH for
MCLK(512 kHz or Higher)
50
---
---
ns
TMCKL
Minimum Pulse Width LOW for MCLK
(512 kHz or Higher)
50
---
---
ns
TFTRHM
MCLK falling Edge to FST Rising Edge
Hold Time
50
---
---
ns
TFTRSM
FST Rising Edge to MCLK Falling edge
Setup Time
50
---
---
ns
TRISE
Rise Time for All Digital Signals
---
---
50
ns
TFALL
Fall Time for All Digital Signals
---
---
50
ns
Table 8.5 General PCM Timing Parameters
W681512
Publication Release Date: January 2011
- 19 - Revision C17
9. ABSOLUTE MAXIMUM RATINGS
9.1. ABSOLUTE MAXIMUM RATINGS
Condition
Value
Junction temperature
1500C
Storage temperature range
-650C to +1500C
Voltage Applied to any pin
(VSS - 0.3V) to (VDD + 0.3V)
Voltage applied to any pin (Input current limited to +/-20 mA)
(VSS – 1.0V) to (VDD + 1.0V)
VDD - VSS
-0.5V to +6V
1. Stresses above those listed may cause permanent damage to the device. Exposure to the absolute
maximum ratings may affect device reliability. Functional operation is not implied at these conditions.
9.2. OPERATING CONDITIONS
Condition
Value
Industrial operating temperature
-400C to +850C
Supply voltage (VDD)
+4.5V to +5.5V
Ground voltage (VSS)
0V
Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely
affect the life and reliability of the device.
W681512
Publication Release Date: January 2011
- 20 - Revision C17
10. ELECTRICAL CHARACTERISTICS
10.1. GENERAL PARAMETERS
Symbol
Parameters
Conditions
Min (2)
Typ (1)
Max (2)
Units
VIL
Input LOW Voltage
0.6
V
VIH
Input HIGH Voltage
2.4
V
VOL
PCMT Output LOW Voltage
IOL = 3 mA
0.4
V
VOH
PCMT Output HIGH Voltage
IOH = -3 mA
VDD – 0.4
V
IDD
VDD Current (Operating) – (ADC +
DAC)
No Load
6
8
mA
ISB
VDD Current (Standby)
FST & FSR =Vss ; PUI=VDD
10
100
A
Ipd
VDD Current (Power Down)
PUI= Vss
0.1
10
A
IIL
Input Leakage Current
VSS<VIN<VDD
+/-10
A
IOL
PCMT Output Leakage Current
VSS<PCMT<VDD
High Z State
+/-10
A
CIN
Digital Input Capacitance
10
pF
COUT
PCMT Output Capacitance
PCMT High Z
15
pF
1. Typical values: TA = 25°C , VDD = 5.0 V
2. All min/max limits are guaranteed by Nuvoton via electrical testing or characterization. Not all
specifications are 100 percent tested.
W681512
Publication Release Date: January 2011
- 21 - Revision C17
10.2. ANALOG SIGNAL LEVEL AND GAIN PARAMETERS
VDD=5V 10%; VSS=0V; TA=-40C to +85C; all analog signals referred to VAG;
MCLK=BCLK= 2.048MHz; FST=FSR=8kHz synchronous operation
PARAMETER
SYM.
CONDITION
TYP.
TRANSMIT
(A/D)
RECEIVE
(D/A)
UNIT
MIN.
MAX.
MIN.
MAX.
Absolute Level
LABS
0 dBm0 = 0dBm @ 600
1.096
0.775
---
---
---
---
VPK
VRMS
Max. Transmit Level
TXMAX
3.17 dBm0 for -Law
3.14 dBm0 for A-Law
1.579
1.573
---
---
---
---
---
---
---
---
VPK
VPK
Absolute Gain (0 dBm0 @
1020 Hz; TA=+25C)
GABS
0 dBm0 @ 1020 Hz;
TA=+25C
0
-0.25
+0.25
-0.25
+0.25
dB
Absolute Gain variation
with Temperature
GABST
TA=0C to TA=+70C
TA=-40C to TA=+85C
0
-0.03
-0.05
+0.03
+0.05
-0.03
-0.05
+0.03
+0.05
dB
Frequency Response,
Relative to 0dBm0 @ 1020
Hz
GRTV
15 Hz
50 Hz
60 Hz
200 Hz
300 to 3000 Hz
3300 Hz
3400 Hz
3600 Hz
4000 Hz
4600 Hz to 100 kHz
---
---
---
---
---
---
---
---
---
---
---
---
---
-1.0
-0.20
-0.35
-0.8
---
---
---
-40
-30
-26
-0.4
+0.15
+0.15
0
0
-14
-32
-0.5
-0.5
-0.5
-0.5
-0.20
-0.35
-0.8
---
---
---
0
0
0
0
+0.15
+0.15
0
0
-14
-30
dB
Gain Variation vs. Level
Tone
(1020 Hz relative to –10
dBm0)
GLT
+3 to –40 dBm0
-40 to –50 dBm0
-50 to –55 dBm0
---
---
---
-0.3
-0.6
-1.6
+0.3
+0.6
+1.6
-0.2
-0.4
-1.6
+0.2
+0.4
+1.6
dB
W681512
Publication Release Date: January 2011
- 22 - Revision C17
10.3. ANALOG DISTORTION AND NOISE PARAMETERS
VDD=5V 10%; VSS=0V; TA=-40C to +85C; all analog signals referred to VAG;
MCLK=BCLK= 2.048MHz; FST=FSR=8kHz synchronous operation
PARAMETER
SYM.
CONDITION
TRANSMIT (A/D)
RECEIVE (D/A)
UNIT
MIN.
TYP.
MAX.
MIN.
TYP.
MAX.
Total Distortion vs.
Level Tone (1020 Hz,
-Law, C-Message
Weighted)
DLT
+3 dBm0
0 dBm0 to -30 dBm0
-40 dBm0
-45 dBm0
36
36
29
25
---
---
---
---
---
---
---
---
34
36
30
25
---
---
---
---
---
---
---
---
dBC
Total Distortion vs.
Level Tone (1020 Hz,
A-Law, Psophometric
Weighted)
DLTA
+3 dBm0
0 dBm0 to -30 dBm0
-40 dBm0
-45 dBm0
36
36
29
25
---
---
---
---
---
---
---
---
34
36
30
25
---
---
---
---
---
---
---
---
dBp
Spurious Out-Of-Band
at RO+ (300 Hz to
3400 Hz @ 0dBm0)
DSPO
4600 Hz to 7600 Hz
7600 Hz to 8400 Hz
8400 Hz to 100000 Hz
---
---
---
---
---
---
---
---
---
---
---
---
---
---
---
-30
-40
-30
dB
Spurious In-Band (700
Hz to 1100 Hz @
0dBm0)
DSPI
300 to 3000 Hz
---
---
-47
---
---
-47
dB
Intermodulation
Distortion (300 Hz to
3400 Hz –4 to –21
dBm0
DIM
Two tones
---
---
-41
---
---
-41
dB
Crosstalk (1020 Hz @
0dBm0)
DXT
---
---
-75
---
---
-75
dBm0
Absolute Group Delay
ABS
1200Hz
---
---
360
---
---
240
sec
Group Delay Distortion
(relative to group delay
@ 1200 Hz)
D
500 Hz
600 Hz
1000 Hz
2600 Hz
2800 Hz
---
---
---
---
---
---
---
---
---
---
750
380
130
130
750
---
---
---
---
---
---
---
---
---
---
750
370
120
120
750
sec
Idle Channel Noise
NIDL
-Law; C-message
A-Law; Psophometric
---
---
---
---
22
-68
---
---
---
---
13
-78
dBrnc0
dBm0p
W681512
Publication Release Date: January 2011
- 23 - Revision C17
10.4. ANALOG INPUT AND OUTPUT AMPLIFIER PARAMETERS
VDD=5V 10%; VSS=0V; TA=-40C to +85C; all analog signals referred to VAG;
PARAMETER
SYM.
CONDITION
MIN.
TYP.
MAX.
UNIT.
AI Input Offset Voltage
VOFF,AI
AI+, AI-
---
---
25
mV
AI Input Current
IIN,AI
AI+, AI-
---
0.1
1.0
A
AI Input Resistance
RIN,AI
AI+, AI- to VAG
10
---
---
M
AI Input Capacitance
CIN,AI
AI+, AI-
---
---
10
pF
AI Common Mode Input Voltage
Range
VCM,AI
AI+, AI-
1.2
---
VDD-1.2
V
AI Common Mode Rejection Ratio
CMRRTI
AI+, AI-
---
60
---
dB
AI Amp Gain Bandwidth Product
GBWTI
AO, RLD10k
---
2150
---
kHz
AI Amp DC Open Loop Gain
GTI
AO, RLD10k
---
95
---
dB
AI Amp Equivalent Input Noise
NTI
C-Message Weighted
---
-24
---
dBrnC
AO Output Voltage Range
VTG
RLD=10k to VAG
RLD=2k to VAG
0.5
1.0
---
---
VDD-0.5
VDD-1.0
V
Load Resistance
RLDTGRO
AO, RO to VAG
2
---
---
k
Load Capacitance
CLDTGAO
AO
---
---
100
pF
Load Capacitance
CLDTGRO
RO
---
---
500
pF
AO & RO Output Current
IOUT1
0.5 AO,RO+, RO- VDD-
0.5
1.0
---
---
mA
RO+, RO- Output Resistance
RRO+, RO-
RO+, RO-, 0 to 3400 Hz
---
1
---
RO+, RO- Output Offset Voltage
VOFF,RO+,RO-
RO+ to VAG, RO- to VAG
---
---
25
mV
Analog Ground Voltage
VAG
Relative to VSS
2.2
2.4
2.6
V
VAG Output Resistance
RVAG
Within 25mV change
---
2.5
12.5
Power Supply Rejection Ratio (0
to 100 kHz to VDD, C-message)
PSRR
Transmit
Receive
30
30
80
75
---
---
dBC
PAI Input Offset Voltage
VOFF,PAI
PAI
---
---
25
mV
PAI Input Current
IIN,PAI
PAI
---
0.05
1.0
A
PAI Input Resistance
RIN,PAI
PAI to VAG
10
---
---
M
PAI Amp Gain Bandwidth Product
GBWPI
PAO- no load
---
1000
---
kHz
Output Offset Voltage
VOFF,PO
PAO+ to PAO-
---
---
50
mV
Load Resistance
RLDPO
PAO+, PAO- differentially
300
---
---
Load Capacitance
CLDPO
PAO+, PAO- differentially
---
---
1000
pF
PO Output Current
IOUTPO
VSS + 0.7 PAO- or PAO+
VDD-0.7
10.0
---
---
mA
PO Output Resistance
RPO
PAO+ to PAO-
---
1
---
W681512
Publication Release Date: January 2011
- 24 - Revision C17
PARAMETER
SYM.
CONDITION
MIN.
TYP.
MAX.
UNIT.
PO Differential Gain
GPO
RLD=300, +3dBm0, 1
kHz, PAO+ to PAO-
-0.2
0
+0.2
dB
PO Differential Signal to Distortion
C-Message weighted
DPO
ZLD=300
ZLD=100nF + 100
ZLD=100nF + 20
45
---
---
60
40
40
---
---
---
dBC
PO Power Supply Rejection Ratio
(0 to 25 kHz to VDD, Differential
out)
PSRRPO
0 to 4 kHz
4 to 25 kHz
40
---
55
40
---
---
dB
W681512
Publication Release Date: January 2011
- 25 - Revision C17
10.5. DIGITAL I/O
10.5.1. -Law Encode Decode Characteristics
Normalized
Encode
Decision
Levels
Digital Code
Normalized
Decode
Levels
D7
D6
D5
D4
D3
D2
D1
D0
Sign
Chord
Chord
Chord
Step
Step
Step
Step
8159
7903
:
4319
4063
:
2143
2015
:
1055
991
:
511
479
:
239
223
:
103
95
:
35
31
:
3
1
0
1
0
0
0
0
0
0
0
8031
:
1
0
0
0
1
1
1
1
4191
:
1
0
0
1
1
1
1
1
2079
:
1
0
1
0
1
1
1
1
1023
:
1
0
1
1
1
1
1
1
495
:
1
1
0
0
1
1
1
1
231
:
1
1
0
1
1
1
1
1
99
:
1
1
1
0
1
1
1
1
33
:
1
1
1
1
1
1
1
0
2
1
1
1
1
1
1
1
1
0
Notes:
Sign bit = 0 for negative values, sign bit = 1 for positive values
W681512
Publication Release Date: January 2011
- 26 - Revision C17
10.5.2. A-Law Encode Decode Characteristics
Normalized
Encode
Decision
Levels
Digital Code
Normalized
Decode
Levels
D7
D6
D5
D4
D3
D2
D1
D0
Sign
Chord
Chord
Chord
Step
Step
Step
Step
4096
3968
:
2176
2048
:
1088
1024
:
544
512
:
272
256
:
136
128
:
68
64
:
2
0
1
0
1
0
1
0
1
0
4032
:
1
0
1
0
0
1
0
1
2112
:
1
0
1
1
0
1
0
1
1056
:
1
0
0
0
0
1
0
1
528
:
1
0
0
1
0
1
0
1
264
:
1
1
1
0
0
1
0
1
132
:
1
1
1
1
0
1
0
1
66
:
1
1
0
1
0
1
0
1
1
Notes:
1. Sign bit = 0 for negative values, sign bit = 1 for positive values
2. Digital code includes inversion of all even number bits
W681512
Publication Release Date: January 2011
- 27 - Revision C17
10.5.3. PCM Codes for Zero and Full Scale
Level
-Law
A-Law
Sign bit
(D7)
Chord bits
(D6,D5,D4)
Step bits
(D3,D2,D1,D0)
Sign bit
(D7)
Chord bits
(D6,D5,D4)
Step bits
(D3,D2,D1,D0)
+ Full Scale
1
000
0000
1
010
1010
+ Zero
1
111
1111
1
101
0101
- Zero
0
111
1111
0
101
0101
- Full Scale
0
000
0000
0
010
1010
10.5.4. PCM Codes for 0dBm0 Output
Sample
-Law
A-Law
Sign bit
(D7)
Chord bits
(D6,D5,D4)
Step bits
(D3,D2,D1,D0)
Sign bit
(D7)
Chord bits
(D6,D5,D4)
Step bits
(D3,D2,D1,D0)
1
0
001
1110
0
011
0100
2
0
000
1011
0
010
0001
3
0
000
1011
0
010
0001
4
0
001
1110
0
011
0100
5
1
001
1110
1
011
0100
6
1
000
1011
1
010
0001
7
1
000
1011
1
010
0001
8
1
001
1110
1
011
0100
W681512
Publication Release Date: January 2011
- 28 - Revision C17
11. TYPICAL APPLICATION CIRCUIT
U2
W681512
615
10
16
14
12
13
11
8
9
7
17
18
19
20
2
1
5
3
4
VDDVSS
PUI
u/A
FST
BCLKT
PCMT
MCLK
PCMR
BCLKR
FSR
AO
AI-
AI+
VAG
RO-
RO+
PAO+
PAI
PAO-
8 KHz Frame Sync
VDD
0.01 uF
VDD
27K
PCM IN
DIFFERENTIAL
AUDIO OUT
RL > 2K ohms
MODE SELECT
1.0 uF
DIFFERENTIAL
AUDIO IN
POWER CONTROL
+27K
-
+
0.1 uF
27K
-
27K PCM OUT1.0 uF
2.048 MHz
Bit Clock
Figure 11.1 Typical circuit for Differential Analog I/O’s
27K
27K
100 uF
U3
W681512
615
10
16
14
12
13
11
8
9
7
17
18
19
20
2
1
5
3
4
VDDVSS
PUI
u/A
FST
BCLKT
PCMT
MCLK
PCMR
BCLKR
FSR
AO
AI-
AI+
VAG
RO-
RO+
PAO+
PAI
PAO- MODE SELECT
POWER CONTROL
0.1 uF
27K
PCM IN
PCM OUT
2.048 MHz
Bit Clock
VDD
27K
AUDIO OUT
RL > 150 ohms
27K
8 KHz Frame Sync
AUDIO OUT
RL > 2K ohms
1.0 uF
27K
AUDIO IN
1.0 uF
0.01 uF
Figure 11.2 Typical circuit for Single Ended Analog I/O’s
W681512
Publication Release Date: January 2011
- 29 - Revision C17
100pF
1K
2.048 MHz
Bit Clock3.9K
MICROPHONE
VDD
+
27K
0.01 uF
100pF
PCM OUT
1.5K
PCM IN
MODE SELECT
SPEAKER
8 KHz Frame Sync
0.1 uF
27K
1.0 uF
22 uF
62K
62K
3.9K
U4
W681512
615
10
16
14
12
13
11
8
9
7
17
18
19
20
2
1
5
3
4
VDDVSS
PUI
u/A
FST
BCLKT
PCMT
MCLK
PCMR
BCLKR
FSR
AO
AI-
AI+
VAG
RO-
RO+
PAO+
PAI
PAO-
1.5K
ELECTRET
27K
1.0 uF
POWER CONTROL
Figure 11.3 Handset Interface
27K
600 OHM 1:1 27K B1/B2 SELECT
MODE SELECT
VDD
600
0.01 uF
2.048 MHz
Bit Clock
PCM IN
1.0 uF
27K
POWER CONTROL
U5
W681512
615
10
16
14
12
13
11
8
9
7
17
18
19
20
2
1
5
3
4
VDDVSS
PUI
u/A
FST
BCLKT
PCMT
MCLK
PCMR
BCLKR
FSR
AO
AI-
AI+
VAG
RO-
RO+
PAO+
PAI
PAO-
8 KHz Frame Sync
PCM OUT
27K
TRANSFORMER
0.1 uF
Figure 11.4 Transformer Interface Circuit in GCI mode
W681512
Publication Release Date: January 2011
- 30 - Revision C17
12. PACKAGE SPECIFICATION
12.1. 20L SOG (SOP)-300MIL
SMALL OUTLINE PACKAGE (SAME AS SOG & SOIC) DIMENSIONS
SYMBOL
DIMENSION (MM)
DIMENSION (INCH)
MIN.
MAX.
MIN.
MAX.
A
2.35
2.65
0.093
0.104
A1
0.10
0.30
0.004
0.012
b
0.33
0.51
0.013
0.020
c
0.23
0.32
0.009
0.013
E
7.40
7.60
0.291
0.299
D
12.60
13.00
0.496
0.512
e
1.27 BSC
0.050 BSC
HE
10.00
10.65
0.394
0.419
Y
-
0.10
-
0.004
L
0.40
1.27
0.016
0.050
0
0º
8º
0º
8º
E
1
2
0
1
1
1
0
W681512
Publication Release Date: January 2011
- 31 - Revision C17
12.2. 20L SSOP-209 MIL
SHRINK SMALL OUTLINE PACKAGE DIMENSIONS
SYMBOL
DIMENSION (MM)
DIMENSION (INCH)
MIN.
NOM.
MAX.
MIN.
NOM.
MAX.
A
-
-
2.00
-
-
0.079
A1
0.05
-
-
0.002
-
-
A2
1.65
1.75
1.85
0.065
0.069
-
b
0.22
-
0.38
0.009
-
0.015
c
0.09
-
0.25
0.004
-
0.010
D
6.90
7.20
7.50
0.272
0.283
0.295
E
5.00
5.30
5.60
0.197
0.209
0.220
HE
7.40
7.80
8.20
0.291
0.307
0.323
e
-
0.65
-
-
0.0256
-
L
0.55
0.75
0.95
0.021
0.030
0.037
L1
-
1.25
-
-
0.050
-
Y
-
-
0.10
-
-
0.004
0
0º
-
8º
0
-
8º
1
2
0
D
E
e
Y
b
A
1
A
2
A
SEATING
PLANE
DTEAIL
A
L
L
1
DETAIL
A
SEATING
PLANE
E
H
1
0
1
1
b
W681512
Publication Release Date: January 2011
- 32 - Revision C17
12.3. 20L TSSOP - 4.4X6.5MM
PLASTIC THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP) DIMENSIONS
W681512
Publication Release Date: January 2011
- 33 - Revision C17
13. ORDERING INFORMATION
Nuvoton Part Number Description
When ordering W681512 series devices, please refer to the following part numbers.
Part Number
W681512SG
W681512RG
W681512WG
Package Type:
S = 20-Lead Plastic Small Outline Package (SOG/SOP)
R = 20-Lead Plastic Shrink Small Outline Package (SSOP)
W = 20-Lead Free Plastic Thin Shrink Small Outline Package (TSSOP)
Product Family
W681512 Product
W681512_ _
Package Material:
G = Pb-free Package
W681512
Publication Release Date: January 2011
- 34 - Revision C17
14. VERSION HISTORY
VERSION
DATE
PAGE
DESCRIPTION
C14
April, 2007
31
33
35
36
36
SOP Package diagram legible
SSOP Package diagram legible
TSSOP Package diagram legible
Removed Pb TSSOP Package
Footnote on Pb parts limited availability
C15
November,
2007
2
8
21
21
24
27
27
Removed all Pb packages
Improved Figure 7.1 block diagram (AO Output)
Corrected VDD current parameters (ADC+DAC)
Corrected IOH condition.
Corrected output voltage condition
Corrected 64 to 68 digital code D4 to 1.
Corrected encode decision levels from 2048 to 2176
C16
Jannuary
2009
22
33
Idle Channel Noise (-Law; C-message) value updated
Leaded packages no longer supported
C17
Jannuary
2010
32
Improved TSSOP package diagram
Important Notice
Nuvoton products are not designed, intended, authorized or warranted for use as components in
systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or
spaceship instruments, transportation instruments, traffic signal instruments, combustion control
instruments, or for other applications intended to support or sustain life. Further more, Nuvoton products
are not intended for applications wherein failure of Nuvoton products could result or lead to a situation
wherein personal injury, death or severe property or environmental damage could occur.
Nuvoton customers using or selling these products for use in such applications do so at their own risk
and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.
The information contained in this datasheet may be subject to change without notice. It is the responsibility
of the customer to check the Nuvoton website (www.nuvoton.com) periodically for the latest version of this
document, and any Errata Sheets that may be generated between datasheet revisions.