LMH6715
www.ti.com
SNOSA10C –MAY 2002–REVISED APRIL 2013
LMH6715 Dual Wideband Video Op Amp
Check for Samples: LMH6715
1FEATURES DESCRIPTION
The LMH6715 combines TI's VIP10 high speed
2• TA= 25°C, RL= 100Ω, Typical Values Unless complementary bipolar process with TI's current
Specified. feedback topology to produce a very high speed dual
• Very Low Diff. Gain, Phase: 0.02%, 0.02° op amp. The LMH6715 provides 400MHz small signal
• Wide Bandwidth: 480MHz (AV= +1V/V); bandwidth at a gain of +2V/V and 1300V/μs slew rate
while consuming only 5.8mA per amplifier from ±5V
400MHz (AV= +2V/V) supplies.
• 0.1dB Gain Flatness to 100MHz The LMH6715 offers exceptional video performance
• Low Power: 5.8mA/Channel with its 0.02% and 0.02° differential gain and phase
•−70dB Channel-to-Channel Crosstalk (10MHz) errors for NTSC and PAL video signals while driving
• Fast Slew Rate: 1300V/μsup to four back terminated 75Ωloads. The LMH6715
also offers a flat gain response of 0.1dB to 100MHz
• Unity Gain Stable and very low channel-to-channel crosstalk of −70dB
• Improved Replacement for CLC412 at 10MHz. Additionally, each amplifier can deliver
70mA of output current. This level of performance
APPLICATIONS makes the LMH6715 an ideal dual op amp for high
density, broadcast quality video systems.
• HDTV, NTSC & PAL Video Systems
• Video Switching and Distribution The LMH6715's two very well matched amplifiers
support a number of applications such as differential
• IQ Amplifiers line drivers and receivers. In addition, the LMH6715
• Wideband Active Filters is well suited for Sallen Key active filters in
• Cable Drivers applications such as anti-aliasing filters for high
speed A/D converters. Its small 8-pin SOIC package,
• DC Coupled Single-to-Differential Conversions low power requirement, low noise and distortion allow
the LMH6715 to serve portable RF applications such
as IQ channels.
Differential Gain & Phase with Multiple Video Loads
Figure 1.
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 2002–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
LMH6715
SNOSA10C –MAY 2002–REVISED APRIL 2013
www.ti.com
Frequency Response vs. VOUT
Figure 2.
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings(1)(2)
ESD Tolerance(3) Human Body Model 2000V
Machine Model 150V
VCC ±6.75V
IOUT See(4)
Common-Mode Input Voltage ±VCC
Differential Input Voltage 2.2V
Maximum Junction Temperature +150°C
Storage Temperature Range −65°C to +150°C
Lead Temperature (Soldering 10 sec) +300°C
(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical
Characteristics tables.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications.
(3) Human body model, 1.5kΩin series with 100pF. Machine model, 0ΩIn series with 200pF.
(4) The maximum output current (IOUT) is determined by device power dissipation limitations. See the POWER DISSIPATION section for
more details.
Operating Ratings
Thermal Resistance
Package (θJC) (θJA)
SOIC 65°C/W 145°C/W
Operating Temperature Range −40°C to +85°C
Nominal Operating Voltage ±5V to ±6V
2Submit Documentation Feedback Copyright © 2002–2013, Texas Instruments Incorporated
Product Folder Links: LMH6715
LMH6715
www.ti.com
SNOSA10C –MAY 2002–REVISED APRIL 2013
Electrical Characteristics(1)
AV= +2, RF= 500Ω, VCC = ±5 V, RL= 100Ω; unless otherwise specified. Boldface limits apply at the temperature extremes.
Symbol Parameter Conditions Min Typ Max Units
Frequency Domain Response
SSBW -3dB Bandwidth VOUT < 0.5VPP, RF= 300Ω280 400 MHz
LSBW -3dB Bandwidth VOUT < 4.0VPP, RF= 300Ω170 MHz
Gain Flatness VOUT < 0.5VPP
GFP Peaking DC to 100MHz, RF= 300Ω0.1 dB
GFR Rolloff DC to 100MHz, RF= 300Ω0.1 dB
LPD Linear Phase Deviation DC to 100MHz, RF= 300Ω0.25 deg
DG Differential Gain RL= 150Ω, 4.43MHz 0.02 %
DP Differential Phase RL= 150Ω, 4.43MHz 0.02 deg
Time Domain Response
Tr Rise and Fall Time 0.5V Step 1.4 ns
4V Step 3 ns
Ts Settling Time to 0.05% 2V Step 12 ns
OS Overshoot 0.5V Step 1 %
SR Slew Rate 2V Step 1300 V/μs
Distortion And Noise Response
HD2 2nd Harmonic Distortion 2VPP, 20MHz −60 dBc
HD3 3rd Harmonic Distortion 2VPP, 20MHz −75 dBc
Equivalent Input Noise
VNNon-Inverting Voltage >1MHz 3.4 nV/√Hz
INInverting Current >1MHz 10.0 pA/√Hz
INN Non-Inverting Current >1MHz 1.4 pA/√Hz
SNF Noise Floor >1MHz −153 dB1Hz
XTLKA Crosstalk Input Referred 10MHz −70 dB
Static, DC Performance
VIO Input Offset Voltage ±2 ±6 mV
±8
DVIO Average Drift ±30 μV/°C
IBN Input Bias Current Non-Inverting ±5 ±12 μA
±20
DIBN Average Drift ±30 nA/°C
IBI Input Bias Current Inverting ±6 ±21 μA
±35
DIBI Average Drift ±20 nA/°C
PSRR Power Supply Rejection Ratio DC 46 60 dB
44
CMRR Common Mode Rejection Ratio DC 50 56 dB
47
ICC Supply Current per Amplifier RL=∞4.7 5.8 7.6 mA
4.1 8.1
Miscellaneous Performance
RIN Input Resistance Non-Inverting 1000 kΩ
CIN Input Capacitance Non-Inverting 1.0 pF
ROUT Output Resistance Closed Loop .06 Ω
(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very
limited self-heating of the device such that TJ= TA. No specification of parametric performance is indicated in the electrical tables under
conditions of internal self heating where TJ> TA. See Application Section for information on temperature de-rating of this device."
Min/Max ratings are based on product characterization and simulation. Individual parameters are tested as noted.
Copyright © 2002–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LMH6715
LMH6715
SNOSA10C –MAY 2002–REVISED APRIL 2013
www.ti.com
Electrical Characteristics(1) (continued)
AV= +2, RF= 500Ω, VCC = ±5 V, RL= 100Ω; unless otherwise specified. Boldface limits apply at the temperature extremes.
Symbol Parameter Conditions Min Typ Max Units
VOOutput Voltage Range RL=∞±4.0 V
VOL RL= 100Ω±3.5 ±3.9 V
±3.4
CMIR Input Voltage Range Common Mode ±2.2 V
IOOutput Current 70 mA
Connection Diagram
Figure 3. 8-Pin SOIC, Top View
4Submit Documentation Feedback Copyright © 2002–2013, Texas Instruments Incorporated
Product Folder Links: LMH6715
LMH6715
www.ti.com
SNOSA10C –MAY 2002–REVISED APRIL 2013
Typical Performance Characteristics
(TA= 25°C, VCC = ±5V, AV= ±2V/V, RF= 500Ω, RL= 100Ω, unless otherwise specified).
Non-Inverting Freq·uency Response Inverting Frequency Response
Figure 4. Figure 5.
Non-Inverting Frequency Response
vs.
VOUT Small Signal Channel Matching
Figure 6. Figure 7.
Frequency Response Non-Inverting Frequency Response
vs. vs.
Load Resistance RF
Figure 8. Figure 9.
Copyright © 2002–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LMH6715
LMH6715
SNOSA10C –MAY 2002–REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics (continued)
(TA= 25°C, VCC = ±5V, AV= ±2V/V, RF= 500Ω, RL= 100Ω, unless otherwise specified).
Small Signal Pulse Response Large Signal Pulse Response
Figure 10. Figure 11.
Settling Time
vs.
Input-Referred Crosstalk Accuracy
Figure 12. Figure 13.
−3dB Bandwidth DC Errors
vs. vs.
VOUT Temperature
Figure 14. Figure 15.
6Submit Documentation Feedback Copyright © 2002–2013, Texas Instruments Incorporated
Product Folder Links: LMH6715
LMH6715
www.ti.com
SNOSA10C –MAY 2002–REVISED APRIL 2013
Typical Performance Characteristics (continued)
(TA= 25°C, VCC = ±5V, AV= ±2V/V, RF= 500Ω, RL= 100Ω, unless otherwise specified).
Equivalent Input Noise
vs.
Open Loop Transimpedance, Z(s) Frequency
Figure 16. Figure 17.
Differential Gain & Phase Differential Gain
vs. vs.
Load Frequency
Figure 18. Figure 19.
Differential Phase
vs.
Frequency Gain Flatness & Linear Phase Deviation
Figure 20. Figure 21.
Copyright © 2002–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: LMH6715
LMH6715
SNOSA10C –MAY 2002–REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics (continued)
(TA= 25°C, VCC = ±5V, AV= ±2V/V, RF= 500Ω, RL= 100Ω, unless otherwise specified).
2nd Harmonic Distortion 3rd Harmonic Distortion
vs. vs.
Output Voltage Output Voltage
Figure 22. Figure 23.
Closed Loop Output Resistance PSRR & CMRR
Figure 24. Figure 25.
Suggested RS
vs.
CL
Figure 26.
8Submit Documentation Feedback Copyright © 2002–2013, Texas Instruments Incorporated
Product Folder Links: LMH6715
LMH6715
www.ti.com
SNOSA10C –MAY 2002–REVISED APRIL 2013
APPLICATION SECTION
Figure 27. Non-Inverting Configuration with Power Supply Bypassing
Figure 28. Inverting Configuration with Power Supply Bypassing
Application Introduction
Offered in an 8-pin package for reduced space and cost, the wideband LMH6715 dual current-feedback op amp
provides closely matched DC and AC electrical performance characteristics making the part an ideal choice for
wideband signal processing. Applications such as broadcast quality video systems, IQ amplifiers, filter blocks,
high speed peak detectors, integrators and transimedance amplifiers will all find superior performance in the
LMH6715 dual op amp.
FEEDBACK RESISTOR SELECTION
One of the key benefits of a current feedback operational amplifier is the ability to maintain optimum frequency
response independent of gain by using appropriate values for the feedback resistor (RF). The Electrical
Characteristics and Typical Performance plots specify an RFof 500Ω, a gain of +2V/V and ±5V power supplies
(unless otherwise specified). Generally, lowering RFfrom it's recommended value will peak the frequency
response and extend the bandwidth while increasing the value of RFwill cause the frequency response to roll off
faster. Reducing the value of RFtoo far below it's recommended value will cause overshoot, ringing and,
eventually, oscillation.
Copyright © 2002–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: LMH6715
LMH6715
SNOSA10C –MAY 2002–REVISED APRIL 2013
www.ti.com
Frequency Response vs. RF
Figure 29.
Figure 29 shows the LMH6715's frequency response as RFis varied (RL= 100Ω, AV= +2). This plot shows that
an RFof 200Ωresults in peaking and marginal stability. An RFof 300Ωgives near maximal bandwidth and gain
flatness with good stability, but with very light loads (RL> 300Ω) the device may show some peaking. An RFof
500Ωgives excellent stability with good bandwidth and is the recommended value for most applications. Since all
applications are slightly different it is worth some experimentation to find the optimal RFfor a given circuit. For
more information see Application Note OA-13 (Literature Number SNOA366) which describes the relationship
between RFand closed-loop frequency response for current feedback operational amplifiers.
When configuring the LMH6715 for gains other than +2V/V, it is usually necessary to adjust the value of the
feedback resistor. The two plots labeled shown in Figure 30 and Figure 31 provide recommended feedback
resistor values for a number of gain selections.
RFvs. Non-Inverting Gain
Figure 30.
Both plots show the value of RFapproaching a minimum value (dashed line) at high gains. Reducing the
feedback resistor below this value will result in instability and possibly oscillation. The recommended value of RF
is depicted by the solid line, which begins to increase at higher gains. The reason that a higher RFis required at
higher gains is the need to keep RGfrom decreasing too far below the output impedance of the input buffer. For
the LMH6715 the output resistance of the input buffer is approximately 160Ωand 50Ωis a practical lower limit for
RG. Due to the limitations on RGthe LMH6715 begins to operate in a gain bandwidth limited fashion for gains of
±5V/V or greater.
10 Submit Documentation Feedback Copyright © 2002–2013, Texas Instruments Incorporated
Product Folder Links: LMH6715
LMH6715
www.ti.com
SNOSA10C –MAY 2002–REVISED APRIL 2013
RFvs. Inverting Gain
Figure 31.
When using the LMH6715 as a replacement for the CLC412, identical bandwidth can be obtained by using an
appropriate value of RF. The chart “Frequency Response vs. RF” (see Figure 29) shows that an RFof
approximately 700Ωwill provide bandwidth very close to that of the CLC412. At other gains a similar increase in
RFcan be used to match the new and old parts.
CIRCUIT LAYOUT
With all high frequency devices, board layouts with stray capacitances have a strong influence over AC
performance. The LMH6715 is no exception and its input and output pins are particularly sensitive to the coupling
of parasitic capacitances (to AC ground) arising from traces or pads placed too closely (<0.1”) to power or
ground planes. In some cases, due to the frequency response peaking caused by these parasitics, a small
adjustment of the feedback resistor value will serve to compensate the frequency response. Also, it is very
important to keep the parasitic capacitance across the feedback resistor to an absolute minimum.
The performance plots in the data sheet can be reproduced using the evaluation boards available from Texas
Instruments. The LMH730036 board uses all SMT parts for the evaluation of the LMH6715. The board can serve
as an example layout for the final production printed circuit board.
Care must also be taken with the LMH6715's layout in order to achieve the best circuit performance, particularly
channel-to-channel isolation. The decoupling capacitors (both tantalum and ceramic) must be chosen with good
high frequency characteristics to decouple the power supplies and the physical placement of the LMH6715's
external components is critical. Grouping each amplifier's external components with their own ground connection
and separating them from the external components of the opposing channel with the maximum possible distance
is recommended. The input (RIN) and gain setting resistors (RF) are the most critical. It is also recommended that
the ceramic decoupling capacitor (0.1μF chip or radial-leaded with low ESR) should be placed as closely to the
power pins as possible.
POWER DISSIPATION
Follow these steps to determine the Maximum power dissipation for the LMH6715:
1. Calculate the quiescent (no-load) power: PAMP = ICC (VCC - VEE)
2. Calculate the RMS power at the output stage: PO= (VCC -VLOAD)(ILOAD), where VLOAD and ILOAD are the voltage
and current across the external load.
3. Calculate the total RMS power: Pt = PAMP + PO
The maximum power that the LMH6715, package can dissipate at a given temperature can be derived with the
following equation:
Pmax = (150º - Tamb)/ θJA, where Tamb = Ambient temperature (°C) and θJA = Thermal resistance, from junction to
ambient, for a given package (°C/W). For the SOIC package θJA is 145°C/W. (1)
Copyright © 2002–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: LMH6715
LMH6715
SNOSA10C –MAY 2002–REVISED APRIL 2013
www.ti.com
MATCHING PERFORMANCE
With proper board layout, the AC performance match between the two LMH6715's amplifiers can be tightly
controlled as shown in Typical Performance plot labeled “Small-Signal Channel Matching”.
The measurements were performed with SMT components using a feedback resistor of 300Ωat a gain of +2V/V.
The LMH6715's amplifiers, built on the same die, provide the advantage of having tightly matched DC
characteristics.
SLEW RATE AND SETTLING TIME
One of the advantages of current-feedback topology is an inherently high slew rate which produces a wider full
power bandwidth. The LMH6715 has a typical slew rate of 1300V/µs. The required slew rate for a design can be
calculated by the following equation: SR = 2πfVpk.
Careful attention to parasitic capacitances is critical to achieving the best settling time performance. The
LMH6715 has a typical short term settling time to 0.05% of 12ns for a 2V step. Also, the amplifier is virtually free
of any long term thermal tail effects at low gains.
When measuring settling time, a solid ground plane should be used in order to reduce ground inductance which
can cause common-ground-impedance coupling. Power supply and ground trace parasitic capacitances and the
load capacitance will also affect settling time.
Placing a series resistor (Rs) at the output pin is recommended for optimal settling time performance when
driving a capacitive load. The Typical Performance plot labeled “RSand Settling Time vs. Capacitive Load”
provides a means for selecting a value of Rsfor a given capacitive load.
DC & NOISE PERFORMANCE
A current-feedback amplifier's input stage does not have equal nor correlated bias currents, therefore they
cannot be canceled and each contributes to the total DC offset voltage at the output by the following equation:
(2)
The input resistance is the resistance looking from the non-inverting input back toward the source. For inverting
DC-offset calculations, the source resistance seen by the input resistor Rgmust be included in the output offset
calculation as a part of the non-inverting gain equation. Application note OA-07 (Literature Number SNOA365)
gives several circuits for DC offset correction. The noise currents for the inverting and non-inverting inputs are
graphed in the Typical Performance plot labeled “Equivalent Input Noise”. A more complete discussion of
amplifier input-referred noise and external resistor noise contribution can be found in OA-12 (Literature Number
SNOA375).
DIFFERENTIAL GAIN & PHASE
The LMH6715 can drive multiple video loads with very low differential gain and phase errors. Figure 19 and
Figure 20 show performance for loads from 1 to 4. The Electrical Characteristics table also specifies performance
for one 150Ωload at 4.43MHz. For NTSC video, the performance specifications also apply. Application note OA-
24 (Literature Number SNOA370) “Measuring and Improving Differential Gain & Differential Phase for Video”,
describes in detail the techniques used to measure differential gain and phase.
I/O VOLTAGE & OUTPUT CURRENT
The usable common-mode input voltage range (CMIR) of the LMH6715 specified in the Electrical Characteristics
table of the data sheet shows a range of ±2.2 volts. Exceeding this range will cause the input stage to saturate
and clip the output signal.
The output voltage range is determined by the load resistor and the choice of power supplies. With ±5 volts the
class A/B output driver will typically drive ±3.9V into a load resistance of 100Ω. Increasing the supply voltages
will change the common-mode input and output voltage swings while at the same time increase the internal
junction temperature.
12 Submit Documentation Feedback Copyright © 2002–2013, Texas Instruments Incorporated
Product Folder Links: LMH6715
LMH6715
www.ti.com
SNOSA10C –MAY 2002–REVISED APRIL 2013
Applications Circuits
SINGLE-TO-DIFFERENTIAL LINE DRIVER
The LMH6715's well matched AC channel-response allows a single-ended input to be transformed to highly
matched push-pull driver. From a 1V single-ended input the circuit of Figure 32 produces 1V differential signal
between the two outputs. For larger signals the input voltage divider (R1= 2R2) is necessary to limit the input
voltage on channel 2.
Figure 32. Single-to-Differential Line Driver
DIFFERENTIAL LINE RECEIVER
Figure 33 and Figure 34 show two different implementations of an instrumentation amplifier which convert
differential signals to single-ended. Figure 34 allows CMRR adjustment through R2.
Figure 33. Differential Line Receiver
Figure 34. Differential Line Receiver with CMRR Adjustment
Copyright © 2002–2013, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links: LMH6715
LMH6715
SNOSA10C –MAY 2002–REVISED APRIL 2013
www.ti.com
NON-INVERTING CURRENT-FEEDBACK INTEGRATOR
The circuit of Figure 35 achieves its high speed integration by placing one of the LMH6715's amplifiers in the
feedback loop of the second amplifier configured as shown.
Figure 35. Current Feedback Integrator
LOW NOISE WIDE-BANDWIDTH TRANSIMPEDANCE AMPLIFIER
Figure 36 implements a low noise transimpedance amplifier using both channels of the LMH6715. This circuit
takes advantage of the lower input bias current noise of the non-inverting input and achieves negative feedback
through the second LMH6715 channel. The output voltage is set by the value of RFwhile frequency
compensation is achieved through the adjustment of RT.
Figure 36. Low-Noise, Wide Bandwidth, Transimpedance Amp.
14 Submit Documentation Feedback Copyright © 2002–2013, Texas Instruments Incorporated
Product Folder Links: LMH6715
LMH6715
www.ti.com
SNOSA10C –MAY 2002–REVISED APRIL 2013
REVISION HISTORY
Changes from Revision B (April 2013) to Revision C Page
• Changed layout of National Data Sheet to TI format .......................................................................................................... 14
Copyright © 2002–2013, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Links: LMH6715
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead finish/
Ball material
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
LMH6715 MDC ACTIVE DIESALE Y 0 400 RoHS & Green Call TI Level-1-NA-UNLIM -40 to 85
LMH6715MA/NOPB ACTIVE SOIC D 8 95 RoHS & Green SN Level-1-260C-UNLIM -40 to 85 LMH67
15MA
LMH6715MAX/NOPB ACTIVE SOIC D 8 2500 RoHS & Green SN Level-1-260C-UNLIM -40 to 85 LMH67
15MA
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 2
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
LMH6715MAX/NOPB SOIC D 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 23-Sep-2013
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LMH6715MAX/NOPB SOIC D 8 2500 367.0 367.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 23-Sep-2013
Pack Materials-Page 2
www.ti.com
PACKAGE OUTLINE
C
.228-.244 TYP
[5.80-6.19]
.069 MAX
[1.75]
6X .050
[1.27]
8X .012-.020
[0.31-0.51]
2X
.150
[3.81]
.005-.010 TYP
[0.13-0.25]
0 - 8 .004-.010
[0.11-0.25]
.010
[0.25]
.016-.050
[0.41-1.27]
4X (0 -15 )
A
.189-.197
[4.81-5.00]
NOTE 3
B .150-.157
[3.81-3.98]
NOTE 4
4X (0 -15 )
(.041)
[1.04]
SOIC - 1.75 mm max heightD0008A
SMALL OUTLINE INTEGRATED CIRCUIT
4214825/C 02/2019
NOTES:
1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
18
.010 [0.25] C A B
5
4
PIN 1 ID AREA
SEATING PLANE
.004 [0.1] C
SEE DETAIL A
DETAIL A
TYPICAL
SCALE 2.800
www.ti.com
EXAMPLE BOARD LAYOUT
.0028 MAX
[0.07]
ALL AROUND
.0028 MIN
[0.07]
ALL AROUND
(.213)
[5.4]
6X (.050 )
[1.27]
8X (.061 )
[1.55]
8X (.024)
[0.6]
(R.002 ) TYP
[0.05]
SOIC - 1.75 mm max heightD0008A
SMALL OUTLINE INTEGRATED CIRCUIT
4214825/C 02/2019
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
METAL SOLDER MASK
OPENING
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
EXPOSED
METAL
OPENING
SOLDER MASK METAL UNDER
SOLDER MASK
SOLDER MASK
DEFINED
EXPOSED
METAL
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X
SYMM
1
45
8
SEE
DETAILS
SYMM
www.ti.com
EXAMPLE STENCIL DESIGN
8X (.061 )
[1.55]
8X (.024)
[0.6]
6X (.050 )
[1.27] (.213)
[5.4]
(R.002 ) TYP
[0.05]
SOIC - 1.75 mm max heightD0008A
SMALL OUTLINE INTEGRATED CIRCUIT
4214825/C 02/2019
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X
SYMM
SYMM
1
45
8
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated
