

N-Channel Enhancement-Mode Power Field-Effect Transistors

2.25A and 2.75A, 450V - 500V
 $r_{DS(on)} = 1.5\Omega$ and 2.0Ω


Features:

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device

The IRFF430, IRFF431, IRFF432 and IRFF433 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF-types are supplied in the JEDEC TO-205AF (LOW-PROFILE TO-39) metal package.

N-CHANNEL ENHANCEMENT MODE



TERMINAL DIAGRAM

TERMINAL DESIGNATION



JEDEC TO-205AF


Absolute Maximum Ratings

Parameter	IRFF430	IRFF431	IRFF432	IRFF433	Units
V_{DS} Drain - Source Voltage ①	500	450	500	450	V
V_{DGR} Drain - Gate Voltage ($I_{RGS} = 20$ kD) ①	500	450	500	450	V
$I_D @ T_C = 25^\circ\text{C}$ Continuous Drain Current	2.75	2.75	2.25	2.25	A
I_{DM} Pulsed Drain Current ②	11	11	9.0	9.0	A
V_{GS} Gate - Source Voltage	± 20				V
$P_D @ T_C = 25^\circ\text{C}$ Max. Power Dissipation	25 (See Fig. 14)				W
Linear Derating Factor	0.2 (See Fig. 14)				W/ $^\circ\text{C}$
I_{LM} Inductive Current, Clamped	(See Fig. 15 and 16) $L = 100\mu\text{H}$				A
	11	11	9.0	9.0	
T_J Operating Junction and Storage Temperature Range	-55 to 150				$^\circ\text{C}$
T_{stg} Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)				$^\circ\text{C}$

IRFF430, IRFF431, IRFF432, IRFF433

Electrical Characteristics @ T_C = 25°C (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV _{DSS} Drain – Source Breakdown Voltage	IRFF430 IRFF432	500	–	–	V	V _{GS} = 0V I _D = 250μA
	IRFF431 IRFF433	450	–	–	V	
V _{GS(th)} Gate Threshold Voltage	ALL	2.0	–	4.0	V	V _{DS} = V _{GS} , I _D = 250μA
I _{GSS} Gate – Source Leakage Forward	ALL	–	–	100	nA	V _{GS} = 20V
I _{GSS} Gate – Source Leakage Reverse	ALL	–	–	–100	nA	V _{GS} = –20V
I _{DSS} Zero Gate Voltage Drain Current	ALL	–	–	250	μA	V _{DS} = Max. Rating, V _{GS} = 0V
		–	–	1000	μA	V _{DS} = Max. Rating x 0.8, V _{GS} = 0V, T _C = 125°C
I _{D(on)} On-State Drain Current ②	IRFF430 IRFF431	2.75	–	–	A	V _{DS} > I _{D(on)} x R _{DS(on)} max., V _{GS} = 10V
	IRFF432 IRFF433	2.25	–	–	A	
R _{DS(on)} Static Drain – Source On-State Resistance ②	IRFF430 IRFF431	–	1.3	1.5	Ω	V _{GS} = 10V, I _D = 1.5A
	IRFF432 IRFF433	–	1.5	2.0	Ω	
g _{fs} Forward Transconductance ②	ALL	1.5	2.5	–	S (Ω)	V _{DS} > I _{D(on)} x R _{DS(on)} max., I _D = 1.5A
C _{iss} Input Capacitance	ALL	–	600	–	pF	V _{GS} = 0V, V _{DS} = 25V, f = 1.0 MHz
C _{oss} Output Capacitance	ALL	–	100	–	pF	See Fig. 10
C _{rss} Reverse Transfer Capacitance	ALL	–	30	–	pF	
t _{d(on)} Turn-On Delay Time	ALL	–	–	30	ns	V _{DD} = 225V, I _D = 1.5A, Z ₀ = 15Ω
t _r Rise Time	ALL	–	–	30	ns	See Fig. 17
t _{d(off)} Turn-Off Delay Time	ALL	–	–	55	ns	(MOSFET switching times are essentially independent of operating temperature.)
t _f Fall Time	ALL	–	–	30	ns	
Q _g Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	–	22	30	nC	V _{GS} = 10V, I _D = 6.0A, V _{DS} = 0.8V Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)
Q _{gs} Gate-Source Charge	ALL	–	11	17	nC	
Q _{gd} Gate-Drain ("Miller") Charge	ALL	–	11	17	nC	
L _D Internal Drain Inductance	ALL	–	5.0	–	nH	Measured from the drain lead, 5mm (0.2 in.) from header to center of die.
L _S Internal Source Inductance	ALL	–	15	–	nH	Measured from the source lead, 5mm (0.2 in.) from header to source bonding pad.




Thermal Resistance

R _{thJC} Junction-to-Case	ALL	–	–	5.0	°C/W	
R _{thJA} Junction-to-Ambient	ALL	–	–	175	°C/W	Free Air Operation

Source-Drain Diode Ratings and Characteristics

I _S Continuous Source Current (Body Diode)	IRFF430 IRFF431	–	–	2.75	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	IRFF432 IRFF433	–	–	2.25	A	
I _{SM} Pulse Source Current (Body Diode) ③	IRFF430 IRFF431	–	–	11	A	
	IRFF432 IRFF433	–	–	9.0	A	
V _{SD} Diode Forward Voltage ②	IRFF430 IRFF431	–	–	1.4	V	T _C = 25°C, I _S = 2.75A, V _{GS} = 0V
	IRFF432 IRFF433	–	–	1.3	V	
t _{rr} Reverse Recovery Time	ALL	–	800	–	ns	T _J = 150°C, I _F = 2.75A, dI _F /dt = 100A/μs
Q _{RR} Reverse Recovered Charge	ALL	–	4.6	–	μC	T _J = 150°C, I _F = 2.75A, dI _F /dt = 100A/μs
t _{on} Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				



① T_J = 25°C to 150°C.

② Pulse Test: Pulse width < 300μs, Duty Cycle < 2%.

③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

IRFF430, IRFF431, IRFF432, IRFF433




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRFF430, IRFF431, IRFF432, IRFF433




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFF430, IRFF431, IRFF432, IRFF433




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Clamped inductive test circuit.




Fig. 16 - Clamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.