LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
Advanced Lighting Management Unit
Check for Samples: LP3954
1FEATURES DESCRIPTION
LP3954 is an advanced lighting management unit for
2 Audio Synchronization for Color/RGB LEDs handheld devices. It drives any phone lights including
Command Based PWM Controlled RGB LED display backlights, RGB, keypad and camera flash
Drivers LEDs. The boost DC-DC converter drives high
High Current Driver for Flash LED With Built-in current loads with high efficiency. White LED
backlight drivers are high efficiency low voltage
Timing structures with excellent matching and automatic fade
4+2 or 6 Low Voltage Constant Current White in/ fade out function. The new stand-alone command
LED Drivers With Orogrammable 8-Bit based RGB controller is feature rich and easy to
Adjustment (0…25mA/LED) configure. Built-in audio synchronization feature
High Efficiency Boost DC-DC Converter allows user to synchronize the color LEDs to audio
input. Integrated high current driver can drive camera
SPI / I2C Compatible Interface flash LED or motor/vibra. Internal ADC can be used
Possibility for External PWM Dimming Control for ambient light or temperature sensing. The flexible
Possibility for Clock Synchronization for RGB SPI/I2C interface allows easy control of LP3954.
Timing Small DSBGA package together with minimum
number of external components is a best fit for
Ambient Light and Temperature Sensing handheld devices.
Possibility
Small Package DSBGA, 3.0 x 3.0 x 0.6mm
APPLICATIONS
Cellular Phones
PDAs, MP3 players
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 2005–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
MCU
WLED1
WLED2
WLED3
WLED4
WLED5
WLED6
R1
G1
B1
R2
G2
B2
EN_FLASH
FLASH
IRGB
IRT
ASE
AUDIO INPUT
LP3954
IFLASH
CAMERA
SW
BATTERY
FB
VDDA
VREF
D1
VDD2
VDD1
GNDs
SCK/SCL
SI
SS/SDA
SO
SYNC/PWM
IF_SEL
VDDIO
FLASH
Up to 300 mA
RGB1
Up to 40 mA/LED
SUB
BACKLIGHT
0...25 mA/LED
MAIN
BACKLIGHT
0...25 mA/LED
RGB2
Up to 40 mA/LED
or
or
or
LIGHT
SENSOR
TEMP SENSOR
RRT
RRGB
RFLASH
COUT
10 PF
IMAX = 300...400 mA
VOUT = 4...5.3V
-+
CVDD
100 nF
L1 4.7 PH
CIN
10 PF
CVDDA
1 éF
CREF
100 nF
CVDDIO
100 nF
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Typical Application
2Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
1
2
3
4
5
6
FEDCBA
SWFBFLASHR1G1B1
G2 SCK/
SCL
IF_SELB2
VDDA VREF WLED
1
IRT
VDD1
GND_
WLED
SS/SDA
VDD2
SI
WLED
6
ASE WLED
4
GNDA
GND_
RGB
R2
IRGB
SO
VDDIO
SYNC_
PWM IFLASH
WLED
3
WLED
5
GND_
SW
FLASH
_EN
WLED
2
GND
TOP VIEW
SW FB FLASH R1 G1 B1
G2
SCK/
SCL
IF_SEL B2
VDDA
VREF
WLED
1
IRT
VDD1
GND_
WLED
SS/
SDA
VDD2
SI
WLED
6
ASE
WLED
4
GNDA
GND_
RGB
R2
IRGB
SO
VDDIO
SYNC_
PWM
IFLASH
WLED
3
WLED
5
GND_
SW
FLASH
_EN
WLED
21
2
3
4
5
6
GND
ABCDEF BOTTOM VIEW
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
Connection Diagrams
DSBGA Package, 3.0 x 3.0 x 0.6mm, 0.5mm pitch Package Number YZR0036AAA or
DSBGA Package, 3.0 x 3.0 x 0.65mm, 0.5mm pitch Package Number YPG0036AAA
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LP3954
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Table 1. Pin Descriptions
Pin No. Name Type Description
6F SW Output Boost Converter Power Switch
6E FB Input Boost Converter Feedback
6D FLASH Output High Current Flash Output
6C R1 Output Red LED 1 Output
6B G1 Output Green LED 1 Output
6A B1 Output Blue LED 1 Output
5F GND_SW Ground Power Switch Ground
5E GND Ground Ground
5D VDDIO Power Supply Voltage for Input/output Buffers and Drivers
5C SS/SDA Logic Input/Output Slave Select (SPI), Serial Data In/Out (I2C)
5B IRGB Input Bias Current Set Resistor for RGB Drivers
5A GND_RGB Ground Ground for RGB Currents
4F GND_WLED Ground Ground for WLED Currents
4E IFLASH Input High Current Flash Current Set Resistor
4D SYNC_PWM Logic Input External PWM Control for LEDs or External Clock for RGB Sync
4C SI Logic Input Serial Input (SPI), Address Select (I2C)
4B SO Logic Output Serial Data Out (SPI)
4A R2 Output Red LED 2 output
3F WLED5 Output White LED 5 output
3E WLED6 Output White LED 6 output
3D VDD1 Power Supply voltage
3C EN_FLASH Logic Input Enable for High Current Flash
3B SCK/SCL Logic Input Clock (SPI/I2C)
3A G2 Output Green LED 2 Output
2F WLED3 Output White LED 3 output
2E WLED4 Output White LED 4 output
2D ASE Input Audio Synchronization Input
2C IRT Input Oscillator Frequency Resistor
2B IF_SEL Logic Input Interface (SPI or I2C compatible) Selection (IF_SEL = 1 for SPI)
2A B2 Output Blue LED 2 Output
1F WLED1 Output White LED 1 Output
1E WLED2 Output White LED 2 Output
1D GNDA Ground Ground for Analog Circuitry
1C VREF Output Reference Voltage
1B VDDA Power Internal LDO Output
1A VDD2 Power Supply Voltage
4Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings(1) (2)(3)
V (SW, FB, R1-2, G1-2, B1-2, FLASH, WLED1-6)(4) (5) -0.3V to +7.2V
VDD1, VDD2, VDD_IO, VDDA -0.3V to +6.0V
Voltage on ASE, IRT, IFLASH, IRGB, VREF -0.3V to VDD1+0.3V with 6.0V max
Voltage on Logic Pins -0.3V to VDD_IO +0.3V with 6.0V max
V(all other pins): Voltage to GND -0.3V to 6.0V
I (VREF) 10µA
I(R1, G1, B1, R2, G2, B2) 100mA
I(FLASH)(6) 400mA
Continuous Power Dissipation(7) Internally Limited
Junction Temperature (TJ-MAX) 150°C
Storage Temperature Range -65°C to +150°C
Maximum Lead Temperature (Soldering) (8) 260ºC
ESD Rating, Human Body Model(9) 2kV
(1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under
which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For ensured performance limits
and associated test conditions, see the Electrical Characteristics tables.
(2) All voltages are with respect to the potential at the GND pins.
(3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
(4) Battery/Charger voltage should be above 6V no more than 10% of the operational lifetime.
(5) Voltage tolerance of LP3954 above 6.0V relies on fact that VDD1 and VDD2 (2.8V) are available (ON) at all conditions. If VDD1 and VDD2
are not available (ON) at all conditions, TI does not ensure any parameters or reliability for this device.
(6) The total load current of the boost converter in worst-case conditions should be limited to 300mA (min. input and max. output voltage).
(7) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at TJ=160°C (typ.) and
disengages at TJ=140°C (typ.).
(8) For detailed soldering specifications and information, please refer to Application Note AN1112 : Micro SMD Wafer Level Chip Scale
Package SNVA009 or Application Note AN1412 : Micro SMDxt Wafer Level Chip Scale Package SNVA131.
(9) The Human body model is a 100pF capacitor discharged through a 1.5kresistor into each pin. The machine model is a 200pF
capacitor discharged directly into each pin. MIL-STD-883 3015.7
Operating Ratings(1) (2)
V (SW, FB, WLED1-6, R1-2, G1-2, B1-2, FLASH) 0 to 6.0V
VDD1,2 with external LDO 2.7 to 5.5V
VDD1,2 with internal LDO 3.0 to 5.5V
VDDA 2.7 to 2.9V
VDD_IO 1.65V to VDD1
Voltage on ASE 0.1V to VDDA –0.1V
Recommended Load Current 0mA to 300mA
Junction Temperature (TJ) Range -30°C to +125°C
Ambient Temperature (TA) Range(3) -30°C to +85°C
(1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under
which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For ensured performance limits
and associated test conditions, see the Electrical Characteristics tables.
(2) All voltages are with respect to the potential at the GND pins.
(3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may
have to be derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP =
125°C), the maximum power dissipation of the device in the application (PD-MAX), and the junction-to ambient thermal resistance of the
part/package in the application (θJA), as given by the following equation: TA-MAX = TJ-MAX-OP (θJA × PD-MAX).
Thermal Properties
Junction-to-Ambient Thermal Resistance(θJA), YZR0036AAA or YPG0036AAA Package(1) 60°C/W
(1) Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power
dissipation exists, special care must be paid to thermal dissipation issues in board design.
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LP3954
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Electrical Characteristics(1) (2)
Limits in standard typeface are for TJ= 25° C. Limits in boldface type apply over the operating ambient temperature range (-
30°C < TA< +85°C). Unless otherwise noted, specifications apply to the LP3954 Block Diagram with: VDD1 = VDD2 = 3.6V,
VDDIO = 2.8V, CVDD = CVDDIO = 100nF, COUT = CIN = 10µF, CVDDA = 1µF, CREF = 100nF, L1= 4.7µH, RFLASH =1.2k, RRGB =5.6k
and RRT =82k (3).Parameter Test Conditions Min Typ Max Unit
IVDD Standby supply current NSTBY = L 1 8µA
(VDD1, VDD2) SCK, SS, SI
No-boost supply current NSTBY = H, 400 µA
(VDD1, VDD2) EN_BOOST = L
SCK, SS, SI
Audio sync and LEDs OFF
No-load supply current NSTBY = H, 1mA
(VDD1, VDD2) EN_BOOST = H
SCK, SS, SI
Audio sync and LEDs OFF
Autoload OFF
RGB drivers CC mode at R1, G1, B1 and R2, G2, 150 µA
(VDD1, VDD2) B2 set to 15mA
SW mode 150
WLED drivers 4+2 banks IOUT/LED 25mA 500 µA
(VDD1, VDD2)
Audio synchronization Audio sync ON
(VDD1, VDD2)VDD1,2 = 2.8V 390 µA
VDD1,2 = 3.6V 700
Flash I(RFLASH)=1mA 2 mA
(VDD1, VDD2) Peak current during flash
IVDDIO VDDIO Standby Supply current NSTBY = L 1µA
SCK, SS, SI = H
VDDIO supply current 1MHz SCK frequency in SPI mode, 20 µA
CL= 50pF at SO pin
IEXT_LDO External LDO output current 7V tolerant application only 6.5 mA
(VDD1, VDD2, VDDA) IBOOST = 300mA
VDDA Output voltage of internal LDO (4) 2.72 2.80 2.88 V
for analog parts -3 +3 %
(1) All voltages are with respect to the potential at the GND pins.
(2) Min and Max limits are ensured by design, test, or statistical analysis. Typical numbers are not ensured, but do represent the most likely
norm.
(3) Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.
(4) VDDA output is not recommended for external use.
6Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
SW
GND_SW
WLED1
WLED2
WLED3
WLED4
GND_WLED
WLED5
WLED6
GND_RGB
R1
G1
B1
R2
G2
B2
Li-Ion
Battery
Or
Charger
FB
VDD2
FLASH
DA
8-Bit
IDAC
8-Bit
IDAC
DA
MCU
SCK/SCL
SI
SS/SDA
IF_SEL
EN_FLASH
LDO
BIAS
REF THSD
POR
OSC
CAMERA FLASH
LOGIC
SPI
I2C
COMMAND
BASED
PATTERN
GENERATOR
CONTROL
BG
BOOST
PWM
FLASH
Up to 300 mA
RGB1
Up to
40 mA/LED
SUB
BACKLIGHT
0...25 mA/LED
MAIN
BACKLIGHT
0...25 mA/LED
RGB2
Up to
40 mA/LED
ASE
SINGLE ENDED
ANALOG
AUDIO
AUDIO SYNC
INTERFACE
SO
SYNC/PWM
VDDIO
IRGB
IRT
VDDA
VREF
OUTPUT SELECTOR
CT
RL
RFLASH
IFLASH
FLASH
CTRL
D1
VDD1 Logic supply
GNDA GND
CVDDIO
100 nF
CVDDA
1 µFCREF
100 nF
CIN
10 µFCVDD
100 nF
L1
4.7 µH
COUT
10 µF
IMAX = 300...400 mA
VOUT = 4...5.3 V
-+
RRGB RRT
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
DETAILED DESCRIPTION
Block Diagram
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: LP3954
STANDBY
RESET
INTERNAL
STARTUP
SEQUENCE
Reset Register write
or POR = H
EN_BOOST = H*
THSD = H
~10 ms Delay
BOOST STARTUP
NSTBY = H NSTBY = L
EN_BOOST = L*
~10 ms Delay
NORMAL MODE
EN_BOOST
rising edge*
* THSD = L
VREF = 95% OK*
POR = L
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Modes of Operation
RESET: In the RESET mode all the internal registers are reset to the default values and the chip goes to
STANDBY mode after reset. NSTBY control bit is low after reset by default. Reset is entered always if
Reset Register is written or internal Power On Reset is active. There is no dedicated Reset pin available.
LP3954 can be reset by writing any data to Reset Register in address 60H. Power On Reset (POR) will
activate during the chip startup or when the supply voltage VDD2 falls below 1.5V. Once VDD2 rises
above 1.5V, POR will inactivate and the chip will continue to the STANDBY mode.
STANDBY: The STANDBY mode is entered if the register bit NSTBY is LOW. This is the low power
consumption mode, when all circuit functions are disabled. Registers can be written in this mode and the
control bits are effective immediately after power up.
STARTUP: When NSTBY bit is written high, the INTERNAL STARTUP SEQUENCE powers up all the needed
internal blocks (Vref, Bias, Oscillator etc..). To ensure the correct oscillator initialization, a 10ms delay is
generated by the internal state-machine. If the chip temperature rises too high, the Thermal Shutdown
(THSD) disables the chip operation and STARTUP mode is entered until no thermal shutdown event is
present.
BOOST STARTUP:Soft start for boost output is generated in the BOOST STARTUP mode. The boost output is
raised in PFM mode during the 10ms delay generated by the state-machine. The Boost startup is entered
from Internal Startup Sequence if EN_BOOST is HIGH or from Normal mode when EN_BOOST is written
HIGH. During the 10ms Boost Startup time all LED outputs are switched off to ensure smooth start-up.
NORMAL: During NORMAL mode the user controls the chip using the Control Registers. The registers can be
written in any sequence and any number of bits can be altered in a register in one write
Figure 1. Modes of Operation
8Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
+
-
+
-
+
-
+
-
FB
SW
R
S
R
R
R
Duty control2 MHz clock
OVPCOMP
ERRORAMP
SLOPER OLPCOMP
RESETCOMP
LOOPC
+
-
+
-
R
FBNCCOMP
ACTIVE
LOAD
SWITCH
VOUT
VIN
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
Magnetic Boost DC/DC Converter
The LP3954 Boost DC/DC Converter generates a 4.0 5.3V voltage for the LEDs from single Li-Ion battery
(3V…4.5V). The output voltage is controlled with an 8-bit register in 9 steps. The converter is a magnetic
switching PWM mode DC/DC converter with a current limit. The converter has three options for switching
frequency, 1MHz, 1.67MHz and 2MHz (default), when timing resistor RT is 82kohm. Timing resistor defines the
internal oscillator frequency and thus directly affects boost frequency and all circuit's internally generated timing
(RGB, Flash, WLED fading).
The LP3954 Boost Converter uses pulse-skipping elimination to stabilize the noise spectrum. Even with light load
or no load a minimum length current pulse is fed to the inductor. An active load is used to remove the excess
charge from the output capacitor at very light loads. At very light load and when input and output voltages are
very close to each other, the pulse skipping is not completely eliminated. Output voltage should be at least 0.5V
higher than input voltage to avoid pulse skipping. Reducing the switching frequency will also reduce the required
voltage difference.
Active load can be disabled with the en_autoload bit. Disabling will increase the efficiency at light loads, but the
downside is that pulse skipping will occur. The Boost Converter should be stopped when there is no load to
minimise the current consumption.
The topology of the magnetic boost converter is called CPM control, current programmed mode, where the
inductor current is measured and controlled with the feedback. The user can program the output voltage of the
boost converter. The output voltage control changes the resistor divider in the feedback loop.
The following figure shows the boost topology with the protection circuitry. Four different protection schemes are
implemented:
1. Over voltage protection, limits the maximum output voltage
Keeps the output below breakdown voltage.
Prevents boost operation if battery voltage is much higher than desired output.
2. Over current protection, limits the maximum inductor current
Voltage over switching NMOS is monitored; too high voltages turn the switch off.
3. Feedback break protection. Prevents uncontrolled operation if FB pin gets disconnected.
4. Duty cycle limiting, done with digital control.
Figure 2. Boost Converter Topology
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: LP3954
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
MAGNETIC BOOST DC/DC CONVERTER ELECTRICAL CHARACTERISTICS
Parameter Test Conditions Min Typ Max Unit
ILOAD Load Current 3.0V VIN 0 300
VOUT = 5V mA
3.0V VIN 0 400
VOUT = 4V
VOUT Output Voltage Accuracy 3.0V VIN VOUT - 0.5 5 +5 %
(FB Pin) VOUT = 5.0V
Output Voltage 1 mA ILOAD 300 mA VIN–V(SCHOTT V
(FB Pin) VIN > 5V + V(SCHOTTKY) KY)
RDSON Switch ON Resistance VDD1,2 = 2.8V, ISW = 0.5A 0.4 0.8
fPWF PWM Mode Switching Frequency RT = 82 k2 MHz
freq_sel[2:0] = 1XX
Frequency Accuracy 2.7 VDDA 2.9 6 ±3 +6 %
RT = 82 k9 +9
tPULSE Switch Pulse Minimum Width no load 25 ns
tSTARTUP Startup Time Boost startup from STANDBY 10 ms
ISW_MAX SW Pin Current Limit 700 800 900 mA
550 950
BOOST STANDBY MODE
User can stop the Boost Converter operation by writing the Enables register bit EN_BOOST low. When
EN_BOOST is written high, the converter starts for 10ms in PFM mode and then goes to PWM mode.
BOOST OUTPUT VOLTAGE CONTROL
User can control the boost output voltage by boost output 8-bit register.
Boost Output [7:0] Boost Output
Register 0DH Voltage (typical)
Bin Hex
0000 0000 00 4.00
0000 0001 01 4.25
0000 0011 03 4.40
0000 0111 07 4.55
0000 1111 0F 4.70
0001 1111 1F 4.85
0011 1111 3F 5.00 Default
0111 1111 7F 5.15
1111 1111 FF 5.30
10 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
TIME (200 ns/DIV)
VSWITCH
(5V/DIV)
ICOIL
100 mA
AVERAGE
(100 mA/DIV) (10 mV/DIV)
VOUT = 5.0V
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
Figure 3. Boost Output Voltage Control
BOOST FREQUENCY CONTROL
freq_sel[2:0](1) frequency
1XX 2.00 MHz
01X 1.67 MHz
001 1.00 MHz
(1) Register ‘boost freq’ (address 0EH). Register default value after
reset is 07H.
Boost Converter Typical Performance Characteristics
Vin = 3.6V, Vout = 5.0V if not otherwise stated
Boost Converter Efficiency Boost Typical Waveforms at 100mA Load
Figure 4. Figure 5.
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: LP3954
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Vin = 3.6V, Vout = 5.0V if not otherwise stated
Battery Current vs Voltage Battery Current vs Voltage
Figure 6. Figure 7.
Boost Line Regulation Boost Startup with No Load
Figure 8. Figure 9.
Boost Load Transient, 50 mA–100 mA Boost Switching Frequency
Figure 10. Figure 11.
12 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
0 100 200 300 400 500
3.6
3.8
4.0
4.2
4.4
4.6
4.8
5.0
5.2
OUTPUT VOLTAGE (V)
OUTPUT CURRENT (mA)
VIN = 3V
f = 2 MHz
L - TDK VLF0410 4.7 PH
CIN = COUT = 10 PF
EFFICIENCY (%)
90
20
LOAD CURRENT (mA)
0 30
80
70
60
50
40
30
5 10 15 20 25
Autoload ON
Autoload OFF
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
Vin = 3.6V, Vout = 5.0V if not otherwise stated
Output Voltage vs Load Current Efficiency At Low Load vs Autoload
Figure 12. Figure 13.
Functionality of Color LED Outputs (R1, G1, B1; R2, G2, B2)
LP3954 has 2 sets of RGB/color LED outputs. Both sets have 3 outputs and the sets can be controlled in 4
different ways:
1. Command based pattern generator control (internal PWM)
2. Audio synchronization control
3. Direct ON/OFF control
4. External PWM control
By using command based pattern generator user can program any kind of color effect patterns. LED intensity,
blinking cycles and slopes are independently controlled with 8 16-bit commands. Also real time commands are
possible as well as loops and step by step control. If analog audio is available on system, the user can use
audio synchronization for synchronizing LED blinking to the music. The different modes together with the
various sub modes generate very colorful and interesting lighting effects. Direct ON/OFF control is mainly for
switching on and off LEDs. External PWM control is for applications where external PWM signal is available
and required to control the color LEDs. PWM signal can be connected to any color LED separately as shown
later.
COLOR LED CONTROL MODE SELECTION
The RGB_SEL[1:0] bits in the Enables register (08H) control the output modes for RGB1 (R1, G1, B1) and RGB2
(R2, G2, B2) outputs. The following table shows the RGB_SEL functionality.
Command Based Pattern Generator
RGB_SEL[1:0] Audio Sync Connected To Connected To
00 none RGB1 & RGB2
01 RGB1 RGB2
10 RGB2 RGB1
11 RGB1 & RGB2 none
RGB Control register (00H) has control bits for direct on/off control of all color LEDs. Note that the LEDs have
to be turned on in order to control them with audio synchronization or pattern generator.
The external PWM signal controls any LED depending on the control register setup. The controls are in the Ext.
PWM Control register (address 07H) except the FLASH control in HC_Flash (10H) register as follows:
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links: LP3954
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Ext. PWM Control(1)
wled1-4_pwm bit 7 PWM controls WLED 1-4
wled5-6_pwm bit 6 PWM controls WLED 5-6
r1_pwm bit 5 PWM controls R1 output
g1_pwm bit 4 PWM controls G1 output
b1_pwm bit 3 PWM controls B1 output
r2_pwm bit 2 PWM controls R2 output
g2_pwm bit 1 PWM controls G2 output
b2_pwm bit 0 PWM controls B2 output
HC_Flash
hc_pwm bit 5 PWM controls high current flash
(1) Note: If DISPL=1, wled1-4pwm controls WLED1-6
Note: Maximum external PWM frequency is 1kHz. If during the
external PWM control the internal PWM is on the result will be
product of both functions.
CURRENT CONTROL OF COLOR LED OUTPUTS (R1, R2, G1, G2, B1, B2)
Both RGB output sets can be separately controlled as constant current sinks or as switches. This is done using
cc_rgb1/2 bits in the RGB control register. In constant current mode one or both RGB output sets are controlled
with constant current sinks (no external ballast resistors required). The maximum output current for both drivers
is set by one external resistor RRGB. User can decrease the maximum current for an individual LED driver by
programming as shown later.
The maximum current for all RGB drivers is set with RRGB. The equation for calculating the maximum current is
IMAX = 100 ×1.23V / (RRGB + 50) (1)
where
IMAX - maximum RGB current in any RGB output in constant current mode
1.23V - reference voltage
100 - internal current mirror multiplier
RRGB- resistor value in Ohms
50- internal resistor in the IRGB input
For example if 22mA is required for maximum RGB current RRGB equals to
RRGB = 100 × 1.23V / IMAX –50= 123V / 0.022A –50=5.54k(2)
Each individual RGB output has a separate maximum current programming. The control bits are in registers
RGB1 max current and RGB2 max current (12H and 13H) and programming is shown in table below. The
default value after reset is 00.
IR1[1:0], IG1[1:0], Maximum
IB1[1:0], IR2[1:0], Current/Output
IG2[1:0], IB2[1:0]
00 0.25 × IMAX
01 0.50 × IMAX
10 0.75 × IMAX
11 1.00 × IMAX
SWITCH MODE
The switch mode is used if there is a need to connect parallel LEDs to output or if the RGB output current needs
to be increased.
Please note that the switch mode requires an external ballast resistors at each output to limit the LED current.
The switch/current mode and on/off controls for RGB are in the RGB_ctrl register (00H) as follows:
14 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
Table 2. RGB_ctrl Register (00H)
1 R1, G1 and B1 are switches limit current with ballast resistor
CC_RGB1 bit7 0 R1, G1 and B1 are constant current sinks, current limited internally
1 R2, G2 and B2 are switches limit current with ballast resistor
CC_RGB2 bit6 0 R2, G2 and B2 are constant current sinks, current limited internally
1 R1 is on
r1sw bit5 0 R1 is off
1 G1 is on
g1sw bit4 0 G1 is off
1 B1 is on
b1sw bit3 0 B1 is off
1 R2 is on
r2sw bit2 0 R2 is off
1 G2 is on
g2sw bit1 0 G2 is off
1 B2 is on
b2sw bit0 0 B2 is off
Command Based Pattern Generator for Color LEDs
The LP3954 has a unique stand-alone command based pattern generator with 8 user controllable 16-bit wide
commands. Since write registers are 8-bit long one command requires 2 write cycles. Each command has
intensity level for each LED, command execution time (CET) and transition time (TT). The command structure is
shown in following two figures.
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Links: LP3954
RED[2:0] GREEN[2:0] BLUE[2:0] TT[2:0]
CET [3:0]
16 bits
16 bits
ADDESS[7:0] CET[3:2]
NEXT ADDESS[7:0]
16 bits
RED[2:0] GREEN[2:0]
BLUE[2:0] TT[2:0]CET[1:0]
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
COMMAND REGISTER WITH 8 COMMANDS
COMMAND 1 ADDRESS 50H R2 R1 R0 G2 G1 G0 CET3 CET2
ADDRESS 51H CET1 CET0 B2 B1 B0 TT2 TT1 TT0
COMMAND 2 ADDRESS 52H R2 R1 R0 G2 G1 G0 CET3 CET2
ADDRESS 53H CET1 CET0 B2 B1 B0 TT2 TT1 TT0
COMMAND 3 ADDRESS 54H R2 R1 R0 G2 G1 G0 CET3 CET2
ADDRESS 55H CET1 CET0 B2 B1 B0 TT2 TT1 TT0
COMMAND 4 ADDRESS 56H R2 R1 R0 G2 G1 G0 CET3 CET2
ADDRESS 57H CET1 CET0 B2 B1 B0 TT2 TT1 TT0
COMMAND 5 ADDRESS 58H R2 R1 R0 G2 G1 G0 CET3 CET2
ADDRESS 59H CET1 CET0 B2 B1 B0 TT2 TT1 TT0
COMMAND 6 ADDRESS 5AH R2 R1 R0 G2 G1 G0 CET3 CET2
ADDRESS 5BH CET1 CET0 B2 B1 B0 TT2 TT1 TT0
COMMAND 7 ADDRESS 5CH R2 R1 R0 G2 G1 G0 CET3 CET2
ADDRESS 5DH CET1 CET0 B2 B1 B0 TT2 TT1 TT0
COMMAND 8 ADDRESS 5EH R2 R1 R0 G2 G1 G0 CET3 CET2
ADDRESS 5FH CET1 CET0 B2 B1 B0 TT2 TT1 TT0
COLOR INTENSITY CONTROL
Each color, Red, Green and Blue, has 3-bit intensity levels. The level control is logarithmic. 2 logarithmic curves
are available. The LOG bit in Pattern_gen_ctrl register (11H) defines the curve used. The values for both
logarithmic curves are shown in following table.
CURRENT
R[2:0], G[2:0], [% × IMAX(COLOR)]
B[2:0] LOG=0 LOG=1
000 0 0
001 7 1
010 14 2
011 21 4
100 32 10
101 46 21
110 71 46
111 100 100
16 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
% IMAX
100
0
R[2:0], G[2:0], B[2:0]
000 111001 010 011 101 110100
80
60
40
20
LOG=0
LOG=1
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
COMMAND EXECUTION TIME (CET) AND TRANSITION TIME (TT)
The command execution CET time is the duration of one single command. Command execution times CET are
defined as follows, when RT=82k:
CET [3:0] CET duration, ms
0000 197
0001 393
0010 590
0011 786
0100 983
0101 1180
0110 1376
0111 1573
1000 1769
1001 1966
1010 2163
1011 2359
1100 2556
1101 2753
1110 2949
1111 3146
Transition time TT is duration of transition from the previous RGB value to programmed new value. Transition
times TT are defined as follows:
TT [2:0] Transition time, ms
000 0
001 55
010 110
011 221
100 442
101 885
110 1770
111 3539
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Links: LP3954
ADDRESS 50H
ADDRESS 51H
ADDRESS 52H
ADDRESS 55H
ADDRESS 54H
ADDRESS 53H
COMMAND 1
COMMAND 2
COMMAND 3 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
IF 0000 0000 and 0000 0000 then Æ LOOP
LOOP=1
Target values
COMMAND EXECUTION TIME = CET1CET2
TT3
CET3
TT2
RED
BLUE
GREEN
TRANSITION TIME = TT1
TT1 > CET1TT2 < CET2TT3 < CET3
TRANSITION TIME = TT1
COMMAND EXECUTION TIME = CET1CET2
TT3
CET3
TT2
RED
BLUE
GREEN
TT < CET
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
The figure below shows an example of RGB CET and TT times.
The command execution time also may be less than the transition time the figure below illuminates this case.
LOOP CONTROL
Pattern generator commands can be looped using the LOOP bit (D1) in Pattern gen ctrl register (11H). If
LOOP=1 the program will be looped from the command 8 register or if there is 0000 0000 and 0000 0000 in one
command register. The loop will start from command 1 and continue until stopped by writing rgb_start=0 or
loop=0. The example of loop is shown in following figure:
18 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
COMMAND 1
COMMAND 2
COMMAND 3 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
IF 0000 0000 and 0000 0000 then Æ STOP
LOOP=0
start
stop
ADDRESS 50H
ADDRESS 51H
ADDRESS 52H
ADDRESS 55H
ADDRESS 54H
ADDRESS 53H
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
SINGLE PROGRAM
If control bit LOOP=0 the program will start from Command 1 and run to either last command or to empty “0000
0000 / 0000 0000” command.
The LEDs maintain the brightness of the last command when the single program stops. Changes in command
register will not be effective in this phase. The RGB_START bit has to be toggled off and on to make changes
effective.
START BIT
Pattern_gen_ctrl register’s RGB_START bit will enable command execution starting from Command 1.
Pattern gen ctrl register (11H)
0 Pattern generator disabled
rgb_start Bit 2 1 execution pattern starting from command 1
0 pattern generator loop disabled (single pattern)
loop Bit 1 1 pattern generator loop enabled (execute until stopped)
0 color intensity mode 0
log Bit 0 1 color intensity mode 1
HARDWARE ON/OFF CONTROL AND DIMMING
PWM_LED input can be used as direct ON/OFF control or PWM dimming control for selected RGB outputs or
the WLED groups. PWM_LED control can be enabled with the control bits in the Ext. PWM Control register.
Audio Synchronization
The color LEDs connected to RGB outputs can be synchronized to incoming audio with Audio Synchronization
feature. Audio Sync has 2 modes. Amplitude mode synchronizes color LEDs based on input signal’s peak
amplitude. In the amplitude mode the user can select between 3 different amplitude mapping modes and 4
different speed configurations. The frequency mode synchronizes the color LEDs based on bass, middle and
treble amplitudes (= low pass, band pass and high pass filters). User can select between 2 different frequency
responses and 4 different speed configurations for best audio-visual user experience. Programmable gain and
AGC function are also available for adjustment of input signal amplitude to light response. The Audio Sync
functionality is described more closely below.
USING A DIGITAL PWM AUDIO SIGNAL AS AN AUDIO SYNCHRONIZATION SOURCE
If the input signal is a PWM signal, use a first or second order low pass filter to convert the digital PWM audio
signal into an analog waveform. There are two parameters that need to be known to get the filter to work
successfully: frequency of the PWM signal and the voltage level of the PWM signal. Suggested cut-off frequency
(-3dB) should be around 2 kHz to 4 kHz and the stop-band attenuation at sampling frequency should be around -
48dB or better. Use a resistor divider to reduce the digital signal amplitude to meet the specification of the analog
audio input. Because a low-order low-pass filter attenuates the high-frequency components from audio signal,
MODE_CONTROL=[01] selection is recommended when frequency synchronization mode is enabled.
Application example 5 shows an example of a second order RC-filter for 29 kHz PWM signal with 3.3V
amplitude. Active filters, such as a Sallen-Key filter, may also be applied. An active filter gives better stop-band
attenuation and cut-off frequency can be higher than for a RC-filter.
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Links: LP3954
ASE
VDDA
10 nF 1 M:
1 M:
AGND
ASE BUFFER ADC DC
REMOVER AGC
GAIN
EN
3 FILTERS
PEAK
DETECTOR
MODE
LUT
LUT
INT PW
MLED
DRIVER
R
B
G
HIGH / LOW SPEED
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
To make sure that the filter rolls off sufficiently quickly, connect your filter circuit to the audio input(s), turn on the
audio synchronization feature, set manual gain to maximum, apply the PWM signal to the filter input and keep an
eye on LEDs. If they are blinking without an audio signal (modulation), a sharper roll-off after the cut-off
frequency, more stop-band attenuation, or smaller amplitude of the PWM signal is required.
AUDIO SYNCHRONIZATION SIGNAL PATH
LP3954 audio synchronization is mainly done digitally and it consists of the following signal path blocks:
Input Buffers
AD Converter
DC Remover
Automatic Gain Control (AGC)
Programmable Gain
3 Band Digital Filter
Peak Detector
Look-up Tables (LUT)
Mode Selector
Integrators
PWM Generator
Output Drivers
The digitized input signal has DC component that is removed by digital DC REMOVER (-3dB at 400Hz). Since
the light response of input audio signal is very much amplitude dependent the AGC adjusts the input signal to
suitable range automatically. User can disable AGC and the gain can be set manually with PROGRAMMABLE
GAIN. LP3954 has 2 audio synchronization modes: amplitude and frequency. For amplitude based
synchronization the PEAK DETECTION method is used. For frequency based synchronization 3 BAND FILTER
separates high pass, low pass and band bass signals. For both modes the predefined LUT is used to optimize
the audio visual effect. MODE SELECTOR selects the synchronization mode. Different response times to music
beat can be selected using INTEGRATOR speed variables. Finally PWM GENERATOR sets the driver FET duty
cycles.
INPUT SIGNAL TYPE AND BUFFERING
LP3954 supports single ended audio input as shown in the figure below. The electric parameters of the buffer are
described in the Audio Synch table. The buffer is rail-to-rail input operational amplifier connected as a voltage
follower. DC level of the input signal is set by a simple resistor divider
20 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
AUDIO SYNC ELECTRICAL PARAMETERS
Symbol Parameter Test Conditions Min Typ Max Unit
ZIN Input Impedance of ASE 250 500 kOhm
AIN Audio Input Level Range (peak-to-peak) Gain = 21dB 0.1 V
Gain = 0 dB VDDA - 0.1
f3dB Crossover Frequencies (-3 dB)
Narrow Frequency Response Low Pass 0.5
Band Pass 1.0 and
1.5
High Pass 2.0 kHz
Wide Frequency Response Low Pass 1.0
Band Pass 2.0 and
3.0
High Pass 4.0
CONTROL OF AUDIO SYNCHRONIZATION
The following table describes the controls required for audio synchronization.
Audio_sync_CTRL1 (2AH)
Input signal gain control. Range 0...21 dB, step 3 dB:
[000] = 0 dB (default) [011] = 9 dB [110] = 18 dB
GAIN_SEL[2:0] Bits 7-5 [001] = 3 dB [100] = 12 dB [111] = 21 dB
[010] = 6 dB [101] = 15 dB
Synchronization mode selector.
SYNC_MODE Bit 4 SYNCMODE = 0 Amplitude Mode (default)
SYNCMODE = 1 Frequency Mode
Automatic Gain Control enable
EN_AGC Bit 3 1 = enabled
0 = disabled (Gain Select enabled) (default)
Audio synchronization enable
1 = Enabled
EN_SYNC Bit 2 Note : If AGC is enabled, AGC gain starts from current GAIN_SEL gain value.
0 = Disabled (default)
[00] = Single ended input signal, ASE.
[01] = Temperature measurement
INPUT_SEL[1:0] Bits 1-0 [10] = Ambient light measurement
[11] = No input (default)
Audio_sync_CTRL2 (2BH)
0 average disabled (not applicable in audio synchronization mode)
EN_AVG Bit 4 1 average enabled (not applicable in audio synchronization mode)
MODE_CTRL[1:0] Bits 3-2 See below: Mode control
Sets the LEDs light response time to audio input.
[00] = FASTEST (default)
[01] = FAST
SPEED_CTRL[1:0] Bits 1-0 [10] = MEDIUM
[11] = SLOW
(For SLOW setting in amplitude mode fMAX=3.8Hz,
Frequency mode fMAX=7.6Hz)
MODE CONTROL IN FREQUENCY MODE
Mode control has two setups based on audio synchronization mode select: the frequency mode and the
amplitude mode. During the frequency mode user can select two filter options by MODE_CTRL as shown
below. User can select the filters based on the music type and light effect requirements. In the first mode the
frequency range extends to 8 kHz in the secont to 4 kHz.
The lowpass filter is used for the red, the bandpass filter for the blue and the hipass filter for the green LED.
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 21
Product Folder Links: LP3954
0 10 20 30 40 50 60 70 80 90 100
0
10
20
30
40
50
60
70
80
90
100
INTENSITY (%)
INPUT AMPLITUDE (%)
BLUE GREEN RED
0 10 20 30 40 50 60 70 80 90 100
0
10
20
30
40
50
60
70
80
90
100
INTENSITY (%)
INPUT AMPLITUDE (%)
BLUE GREEN RED
dB
0
-100
kHz
0 8.0
1.0 2.0 3.0 4.0 5.0 6.0 7.0
-10
-20
-30
-40
-50
-60
-70
-80
-90
BANDPASS
LOWPASS
HIPASS
dB
0
-100
kHz
0 4.0
0.5 1.0 1.5 2.0 2.5 3.0 3.5
-10
-20
-30
-40
-50
-60
-70
-80
-90
BANDPASS
LOWPASS
HIPASS
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Figure 14. Higher frequency mode Figure 15. Lower frequency mode
MODE_CTRL = 00 and SYNC_MODE = 1 MODE_CTRL = 01 and SYNC_MODE = 1
MODE CONTROL IN AMPLITUDE MODE
During the amplitude synchronization mode user can select between three different amplitude mappings by
using MODE_CTRL select. These three mapping option gives different light response. The modes are shown in
the tables below.
Figure 16. Non-overlapping mode Figure 17. Partly overlapping mode
MODE_CTRL[1:0] = [01] MODE_CTRL[1:0] = [00]
22 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
0 10 20 30 40 50 60 70 80 90 100
0
10
20
30
40
50
60
70
80
90
100
INTENSITY (%)
INPUT AMPLITUDE (%)
BLUE GREEN
RED
PEAK INPUT SIGNAL VPP (V)
5.00
0.05
GAIN (dB)
0 21
36 9 12 15 18
0.10
0.15
0.20
0.25
0.30
0.50
1.00
1.50
2.00
2.50
3.00
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
Figure 18. Overlapping mode MODE_CTRL[1:0] = Figure 19. Peak Input Signal Level
[10] Range vs Gain Setting
RGB OUTPUT SYNCHRONIZATION TO EXTERNAL CLOCK
The RGB pattern generator and high current flash driver timing can be synchronized to external clock with
following configuration.
1. Set PWM_SYNC bit in Enables register to 1
2. Feed PWM_SYNC pin with 5 MHz clock
By this the internal 5 MHz clock is disabled from pattern generator and flash timing circuitry.
The external clock signal frequency will fully determine the timings related to RGB and Flash.
Note: The boost converter will use internal 5 MHz clock even if the external clock is available.
RGB Driver Typical Performance Characteristics
RGB DRIVER ELECTRICAL CHARACTERISTICS (R1, G1, B1, R2, G2, B2 OUTPUTS)
Parameter Test Conditions Min Typ Max Unit
ILEAKAGE R1, G1, B1, R2, G2, B2 pin 0.1 1µA
leakage current
IMAX(RGB) Maximum recommended sink CC mode 40 mA
current(1) SW mode 50 mA
Accuracy at 37mA RRGB=3.3 k±1%, CC mode ±5 %
Current mirror ratio CC mode 1:100
RGB1 and RGB2 current IRGB=37mA, CC mode ±5 %
mismatch
RSW Switch resistance SW mode 2.5 4
ƒRGB RGB switching frequency Accuracy proportional to internal 18.2 20 21.8 kHz
clock freq.
If external SYNC 5MHz is in use 20 kHz
(1) Note: RGB current should be limited as follows:
constant current mode limit by external RRGB resistor;
switch mode limit by external ballast resistors
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 23
Product Folder Links: LP3954
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Figure 20. Output Current vs Pin Voltage (Current Figure 21. Pin Voltage vs Output Current (Switch
Sink Mode) Mode)
Figure 22. Output Current vs RRGB (Current Sink Mode)
Single High Current Driver
LP3954 has internal constant current driver that is capable for driving high current mainly targeted for FLASH
LED in camera phone applications.
MAXIMUM CURRENT SETUP FOR FLASH
The user sets the maximum current of FLASH with RFLASH resistor based on following equation:
IMAX = 300 × 1.23V / (RFLASH + 50), (3)
where
Imax = maximum flash current in Amps (ie. 0.3A)
1.23V = reference voltage
300 = internal current mirror multiplier
RFLASH = Resistor value in Ohms
50= Internal resistor in the IFLASH input
For example if 300mA is required for maximum flash current RFLASH equals to
RFLASH = 300 × 1.23V / IMAX 50= 369V / 0.3A 50= 1.18k(4)
24 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
RFLASH
1.23V
IFLASH
(1.23V)
1 mA
up to 300 mA
1 mA FLASH
LED
1 mA
LOUT
+
-
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
CURRENT CONTROL FOR FLASH
To minimize the internal current consumption, the flash function has an enable bit EN_HCFLASH in the
HC_Flash register.
EN_HCFLASH
0 FLASH disabled, no extra current consumption through RFLASH
1 FLASH enabled, IFLASH set by HC_SW[1:0] (see below)
HC[1:0] bits in the HC_Flash register control the FLASH current as show in following table.
HC[1:0] I(FLASH)
00 0.25 × IMAX(FLASH)
01 0.50 × IMAX(FLASH)
10 0.75 × IMAX(FLASH)
11 1.00 × IMAX(FLASH)
Figure 23 shows the internal structure for the FLASH driver.
Figure 23. Internal Structure of Flash Driver
FLASH TIMING
Flash output is turned on in lower current View finder mode when the EN_HCFLASH bit is written high. The
actual Flash at maximum current starts when the EN_FLASH i/o-pin goes high. The Flash length can be selected
from 3 pre-defined values or EN_FLASH pin pulse length can determine the length. The pulse length is
controlled by the FT_T[1:0] bits as show in the table below.
Current During View
FL_T[1:0] Flash Duration Typ Current During FLASH
Finder/Focusing
00 200ms Set by HC[1:0] HC[11] = IMAX(FLASH)
01 400ms Set by HC[1:0] HC[11] = IMAX(FLASH)
10 600ms Set by HC[1:0] HC[11] = IMAX(FLASH)
11 EN_FLASH on duration Set by HC[1:0] HC[11] = IMAX(FLASH)
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 25
Product Folder Links: LP3954
VIEW FINDER / FOCUS HIGH CURRENT
FLASH
FL_T[1:0]
FLASH_EN input
HC[1:0]
Current
Time
HC[11] = IMAX
EN_HCFLASH bit
HC[1:0] = 00
HC[1:0] = 01
HC[1:0] = 10
HC[1:0] = 11
For mode
FL_T[1:0]=11
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Figure 24 shows the functionality of the built-in flash.
Figure 24. Built-In Flash
HIGH CURRENT DRIVER ELECTRICAL CHARACTERISTICS
Parameter Test Conditions Min Typ Max Unit
ILEAKAGE FLASH pin leakage current 0.1 2µA
IMAX(FLASH) Maximum Sink Current 400 mA
Accuracy at 300 mA RFLASH=1.18 k±1% ±5 ±10 %
Current mirror ratio 1:300
Backlight Drivers
LP3954 has 2 independent backlight drivers. Both drivers are regulated constant current sinks. LED current for
both LED banks (WLED1…4 and WLED5…6) are controlled by 8-bit current mode DACs with 0.1 mA step.
WLED1…4 and WLED5…6 can be also controlled with one DAC for better matching allowing the use of larger
displays having up to 6 white LEDs in parallel.
Display configuration is controlled with DISPL bit as shown below.
DISPL Configuration Matching
Main display up to 4 LEDs Good btw WLED1…4
0Sub display up to 2 LEDs Good btw WLED5…6
1 Large display up to 6 LEDs Good btw WLED 1…6
Display backlight enables
1 WLED1-4 enabled
EN_W1-4 0 WLED1-4 disabled
EN_W5-6 1 WLED5-6 enabled
0 WLED5-6 disabled
26 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
WLED1
WLED2
WLED3
WLED4
WLED5
WLED6
WLED1-4[7:0]
EN_W1-4
8-Bit IDAC
WLED1-4_pwm
External PWM &
WLED1-4
WLED6
WLED5
WLED5-6[7:0]
EN_W5-6
8-Bit IDAC
WLED5-6_pwm
External PWM &
WLED5-6
WLED1
WLED1-4[7:0]
EN_W1-4
8-Bit IDAC
WLED1-4_pwm
External PWM
WLED2
WLED3
WLED4
&
WLED1-4
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
Figure 25. Main Display up to 4 LEDs (WLED1…4)
Figure 26. Sub Display Driver up to 2 LEDs (WLED5…6)
Figure 27. Main Display up to 6 LEDs (WLED1…6) (DISPL=1)
BACKLIGHT DRIVER ELECTRICAL CHARACTERISTICS
Parameter Test Conditions Min Typical Max Unit
IMAX Maximum Sink Current 21.3 25.5 29.4 mA
ILeakage Leakage Current VFB =5V 0.03 1µA
IWLED1 WLED1 Current tolerance IWLED1 set to 12.8mA (80H) 10.52 12.8 14.78 mA
-18 +16 %
IMatch1-4 Sink Current Matching ISINK=13mA, Between WLED1…4 0.2 %
IMatch5-6 Sink Current Matching ISINK=13mA, Between WLED5…6 0.2 %
IMatch1-6 Sink Current Matching ISINK=13mA, Between WLED1…6 0.3 %
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 27
Product Folder Links: LP3954
0 0.05 0.10 0.15 0.20 0.25 0.30
WLED OUTPUT VOLTAGE (V)
0
5
10
15
20
25
30
WLED CURRENT (mA)
85oC
-40oC
25oC
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
ADJUSTMENT
WLED1-4[7:0] Driver Current,
WLED5-6[7:0] mA (typical)
0000 0000 0
0000 0001 0.1
0000 0010 0.2
0000 0011 0.3
1111 1101 25.3
1111 1110 25.4
1111 1111 25.5
Figure 28. WLED Output Current vs. Voltage
FADE IN / FADE OUT
LP3954 has an automatic fade in and out for main and sub backlight. The fade function is enabled with
EN_FADE bit. The slope of the fade curve is set by the SLOPE bit. Fade control for main and sub display is set
by FADE_SEL bit.
0 Automatic fade disabled
EN_FADE 1 Automatic fade enabled
0 Fade execution time 1.3s
SLOPE 1 Fade execution time 0.65s
0 Fade controls WLED1-4
FADE_SEL 1 Fade controls WLED5-6
Recommended fading sequence:
1. ASSUMPTION: Current WLED value in register
2. Set SLOPE
3. Set FADE_SEL
4. Set EN_FADE = 1
5. Set target WLED value
6. Fading will be done either within 0.5s or 1s based on Slope selection
28 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
VDDA
AMBIENT
LIGHT
SENSOR AIN
S1 S3
S2
IBIAS
1 PAR
ADC
VDDA
-
+
CURRENT (%)
100
0
TIME (s)
0 0.7
0.1 0.2 0.3 0.4 0.5 0.6
80
60
40
20
FADE OUT
FADE IN
CURRENT (%)
100
0
TIME (s)
0 1.4
0.2 0.4 0.6 0.8 0.1 1.2
80
60
40
20
FADE OUT
FADE IN
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
Figure 29. WLED Dimming, SLOPE=0 Figure 30. WLED Dimming, SLOPE=1
Ambient Light and Temperature Measurement with LP3954
The Analog-to-Digital converter (ADC) in the Audio Syncronization block can be also used for ambient light
measurement or temperature measurement.
The selection between these modes is controlled with input selector bits INPUT_SEL[1:0] as follows
INPUT_SEL[1:0] Mode
00 Audio synchronization
Temperature measurement
01 (voltage input)
Ambient light measurement
10 (current input)
11 No input
AMBIENT LIGHT MEASUREMENT
The ambient light measurement requires only one external component: Ambient light sensor (photo transistor or
diode). The ADC reads the current level at ASE pin and converts the result in digital word. User can read the
ADC output from the ADC output register. The known ambient light condition allows user to set the backlight
current to optimal level thus saving power especially in low light and bright sunlight condition.
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 29
Product Folder Links: LP3954
VDDA
TEMPERATURE
SENSOR AIN
S1 S2
R
ADC
-
+VDDA
ADC CODE
FF
00
INPUT CURRENT (PA)
0 7
E0
C0
A0
80
60
40
20
1 2 3 4 5 6
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Figure 31. ADC Code vs Input Current in Light Measurement Mode
TEMPERATURE MEASUREMENT
The temperature measurement requires two external components: resistor and thermistor (resistor that has
known temperature vs resistance curve). The ADC reads the voltage level at ASE pin and converts the result in
digital word. User can read the ADC output from register. The known temperature allows for example to monitor
the temperature inside the display module and decrease the current level of the LEDs if temperature raises too
high. This function may increase lifetime of LEDs in some applications.
Figure 32. Temperature Sensor Connection Example
30 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
SW
BATTERY
VDD1
VDDA LDO
Analog
supply
voltage
2.8V
LP3954
Digital
supply
voltage
LDO
2.8V
VDD2
CIN
10 PF
CVDD
100 nF
CVDDA
1 PF
4.7 PH
-+
0 0.2 0.4 0.6 0.8 1
00
20
40
60
80
A0
C0
E0
FF
ADC CODE
INPUT VOLTAGE × VDDA
RESISTANCE VALUE R(T) / R(25)
TEMPERATURE (°C)
-40 -20 0 20 40 60 80 100 120
100
10
1
0.1
0.01
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
Figure 33. ADC Code vs Input Voltage in Figure 34. Example Curve for Thermistor
Temperature Measurement Mode
EXAMPLE TEMP SENSOR READING AT DIFFERENT TEMPERATURES (R(25°C)=1M)
T°C R(M) Rt(M) V(ASE)
-40 1 60 2.7540984
0 1 4 2.24
25 1 1 1.4
60 1 0.2 0.4666667
100 1 0.04 0.1076923
7V Shielding
To shield LP3954 from high input voltages 6…7.2V the use of external 2.8V LDO is required. This 2.8V voltage
protects internally the device against high voltage condition. The recommended connection is as shown in the
picture below. Internally both logic and analog circuitry works at 2.8V supply voltage. Both supply voltage pins
should have separate filtering capacitors.
In cases where high voltage is not an issue the connection is as shown below.
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 31
Product Folder Links: LP3954
SW
BATTERY
VDD1
VDDA LDO
Analog
supply
voltage
2.8V
LP3954
Digital
supply
voltage
VDD2
CIN
10 FCVDD
100 nF
CVDDA
1 PF
4.7 H
-+
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Logic Interface Characteristics
(1.65V VDDIO VDD1,2V) (Unless otherwise noted)
Parameter Test Conditions Min Typ Max Unit
LOGIC INPUTS SS, SI, SCK/SCL, SYNC/PWM, IF_SEL, EN_FLASH
VIL Input Low Level 0.2 × V
VDDIO
VIH Input High Level 0.8 × V
VDDIO
IILogic Input Current 1.0 1.0 µA
I2C Mode 400 kHz
SPI Mode, 13 MHz
fSCL Clock Frequency VDDIO > 1.8V
SPI Mode, 5MHz
1.65V VDDIO < 1.8V
LOGIC OUTPUT SO
ISO = 3 mA 0.3 0.5
VDDIO > 1.8V
VOL Output Low Level V
ISO = 2 mA 0.3 0.5
1.65V VDDIO < 1.8V
ISO =3 mA VDDIO VDDIO
VDDIO > 1.8V 0.5 0.3
VOH Output High Level V
ISO = -2 mA VDDIO VDDIO
1.65V VDDIO < 1.8V 0.5 0.3
ILOutput Leakage Current VSO = 2.8V 1.0 µA
LOGIC OUTPUT SDA
VOL Output Low Level ISDA = 3 mA 0.3 0.5 V
Control Interface
The LP3954 supports two different interface modes:
SPI interface (4 wire, serial)
I2C compatible interface (2 wire, serial)
User can define the serial interface by IF_SEL pin. IF_SEL=0 selects the I2C mode.
32 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
SCK
Data
BIT 1 LSB IN
LSB OUTBIT 1
MSB OUT
BIT 7BIT 8BIT 9BIT 14MSB IN
R/WAddress
2 1 45
7
6
3
11 9
10
8
SS
SO
SI
12
SS
SCK
SI
SO
Don't Care
A6 A5 A4 A3 A2 A1 A0 R/W
0
D7 D6 D5 D4 D3 D2 D1 D0
SS
SCK
SI
SO
A6 A5 A4 A3 A2 A1 A0 1
R/W D7 D6 D5 D4 D3 D2 D1 D0
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
SPI INTERFACE
LP3954 is compatible with SPI serial bus specification and it operates as a slave. The transmission consists of
16-bit Write and Read Cycles. One cycle consists of 7 Address bits, 1 Read/Write (RW) bit and 8 Data bits. RW
bit high state defines a Write Cycle and low defines a Read Cycle. SO output is normally in high-impedance state
and it is active only when Data is sent out during a Read Cycle. A pull-up resistor may be needed in SO line if a
floating logic signal can cause unintended current consumption in the input circuits where SO is connected.The
Address and Data are transmitted MSB first. The Slave Select signal SS must be low during the Cycle
transmission. SS resets the interface when high and it has to be taken high between successive Cycles. Data is
clocked in on the rising edge of the SCK clock signal, while data is clocked out on the falling edge of SCK.
Figure 35. SPI Write Cycle
Figure 36. SPI Read Cycle
Figure 37. SPI Timing Diagram
SPI Timing Parameters
VDD = VDD_IO = 2.775V
Limit(1)
Symbol Parameter Unit
Min Max
1 Cycle Time 70 ns
2 Enable Lead Time 35 ns
(1) Note: Data ensured by design.
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 33
Product Folder Links: LP3954
SDA
SCL SP
START condition STOP condition
SCL
SDA
data
change
allowed
data
valid
data
change
allowed
data
valid
data
change
allowed
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Limit(1)
Symbol Parameter Unit
Min Max
3 Enable Lag Time 35 ns
4 Clock Low Time 35 ns
5 Clock High Time 35 ns
6 Data Setup Time 20 ns
7 Data Hold Time 0 ns
8 Data Access Time 20 ns
9 Disable Time 10 ns
10 Data Valid 20 ns
11 Data Hold Time 0 ns
I2C COMPATIBLE INTERFACE
I2C Signals
In I2C mode the LP3954 pin SCK is used for the I2C clock SCL and the pin SS is used for the I2C data signal
SDA. Both these signals need a pull-up resistor according to I2C specification. SI pin is the address select pin.
I2C address for LP3954 is 54h when SI = 0 and 55h when SI = 1. Unused pin SO can be left unconnected.
I2C Data Validity
The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of
the data line can only be changed when CLK is LOW.
Figure 38. I2C Signals: Data Validity
I2C Start and Stop Conditions
START and STOP bits classify the beginning and the end of the I2C session. START condition is defined as SDA
signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA
transitioning from LOW to HIGH while SCL is HIGH. The I2C master always generates START and STOP bits.
The I2C bus is considered to be busy after START condition and free after STOP condition. During data
transmission, I2C master can generate repeated START conditions. First START and repeated START
conditions are equivalent, function-wise.
34 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
ack from slave
msb Chip Address lsb
ack from slave
w msb Register Add lsb rs r msb DATA lsb stop
ack from slave ack from masterrepeated start data from slave
start Id = 54h w ack addr = h00 ack rs r ack Address 00h data ack stop
msb Chip Address lsb
Id = 54h
start
SCL
SDA
start msb Chip Address lsb w ack msb Register Add lsb ack msb DATA lsb ack stop
ack from slave ack from slave ack from slave
SCL
SDA
start Id = 54h w ack addr = 02h ack ackaddress 02h data stop
ADR6
Bit7 ADR5
bit6 ADR4
bit5 ADR3
bit4 ADR2
bit3 ADR1
bit2 ADR0
bit1 R/W
bit0
MSB LSB
I2C SLAVE address (chip address)
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
Transferring Data
Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first.
Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated
by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver
must pull down the SDA line during the 9th clock pulse, signifying an acknowledge. A receiver which has been
addressed must generate an acknowledge after each byte has been received.
After the START condition, the I2C master sends a chip address. This address is seven bits long followed by an
eighth bit which is a data direction bit (R/W). The LP3954 address is 54h or 55H as selected with SI pin. For the
eighth bit, a “0” indicates a WRITE and a “1” indicates a READ. The second byte selects the register to which the
data will be written. The third byte contains data to write to the selected register.
Figure 39. I2C Chip Address
Register changes take an effect at the SCL rising edge during the last ACK from slave.
w = write (SDA = “0”)
r = read (SDA = “1”)
ack = acknowledge (SDA pulled down by either master or slave)
rs = repeated start
id = 7-bit chip address, 54h (SI=0) or 55h (SI=1) for LP3954.
Figure 40. I2C Write Cycle
When a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in
the Read Cycle waveform.
Figure 41. I2C Read Cycle
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 35
Product Folder Links: LP3954
SDA
SCL
1
82
3
76
5
8
10
4 9
1 7
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Figure 42. I2C Timing Diagram
I2C Timing Parameters (VDD1,2 = 3.0 to 4.5V, VDD_IO = 1.65V to VDD1,2)
Limit(1)
Symbol Parameter Unit
Min Max
1 Hold Time (repeated) START Condition 0.6 µs
2 Clock Low Time 1.3 µs
3 Clock High Time 600 ns
4 Setup Time for a Repeated START Condition 600 ns
5 Data Hold Time (Output direction, delay generated by LP3954) 300 900 ns
5 Data Hold Time (Input direction, delay generated by the Master) 0 900 ns
6 Data Setup Time 100 ns
7 Rise Time of SDA and SCL 20+0.1Cb300 ns
8 Fall Time of SDA and SCL 15+0.1Cb300 ns
9 Set-up Time for STOP condition 600 ns
10 Bus Free Time between a STOP and a START Condition 1.3 µs
CbCapacitive Load for Each Bus Line 10 200 pF
(1) NOTE: Data ensured by design
Autoincrement mode is available, with this possible read or write few byte with autoincreasing addresses, but
LP3954 has holes in address register map, and is recommended to use autoincrement mode only for the pattern
command registers.
Recommended External Components
OUTPUT CAPACITOR, COUT
The output capacitor COUT directly affects the magnitude of the output ripple voltage. In general, the higher the
value of COUT, the lower the output ripple magnitude. Multilayer ceramic capacitors with low ESR are the best
choice. At the lighter loads, the low ESR ceramics offer a much lower Vout ripple that the higher ESR tantalums
of the same value. At the higher loads, the ceramics offer a slightly lower Vout ripple magnitude than the
tantalums of the same value. However, the dv/dt of the Vout ripple with the ceramics is much lower that the
tantalums under all load conditions. Capacitor voltage rating must be sufficient, 10V or greater is recommended.
Some ceramic capacitors, especially those in small packages, exhibit a strong capacitance reduction
with the increased applied voltage. The capacitance value can fall to below half of the nominal
capacitance. Too low output capacitance will increase the noise and it can make the boost converter
unstable.
INPUT CAPACITOR, CIN
The input capacitor CIN directly affects the magnitude of the input ripple voltage and to a lesser degree the VOUT
ripple. A higher value CIN will give a lower VIN ripple. Capacitor voltage rating must be sufficient, 10V or greater is
recommended.
36 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
OUTPUT DIODE, DOUT
A Schottky diode should be used for the output diode. To maintain high efficiency the average current rating of
the schottky diode should be larger than the peak inductor current (1A). Schottky diodes with a low forward drop
and fast switching speeds are ideal for increasing efficiency in portable applications. Choose a reverse
breakdown of the schottky diode larger than the output voltage. Do not use ordinary rectifier diodes, since slow
switching speeds and long recovery times cause the efficiency and the load regulation to suffer.
INDUCTOR, L1
The LP3954’s high switching frequency enables the use of the small surface mount inductor. A 4.7 µH shielded
inductor is suggested for 2 MHz operation, 10 µH should be used at 1 MHz. The inductor should have a
saturation current rating higher than the peak current it will experience during circuit operation (1A). Less than
300 mESR is suggested for high efficiency. Open core inductors cause flux linkage with circuit components
and interfere with the normal operation of the circuit. This should be avoided. For high efficiency, choose an
inductor with a high frequency core material such as ferrite to reduce the core losses. To minimize radiated
noise, use a toroid, pot core or shielded core inductor. The inductor should be connected to the SW pin as close
to the IC as possible.
LIST OF RECOMMENDED EXTERNAL COMPONENTS
Symbol Symbol Explanation Value Unit Type
CVDD1 C between VDD1 and GND 100 nF Ceramic, X7R / X5R
CVDD2 C between VDD2 and GND 100 nF Ceramic, X7R / X5R
CVDDIO C between VDDIO and GND 100 nF Ceramic, X7R / X5R
CVDDA C between VDDA and GND 1 µF Ceramic, X7R / X5R
COUT C between FB and GND 10 µF Ceramic, X7R / X5R, 10V
CIN C between battery voltage and GND 10 µF Ceramic, X7R / X5R
LBOOST L between SW and VBAT at 2 MHz 4.7 µH Shielded,low ESR, Isat 1A
CVREF C between VREF and GND 100 nF Ceramic, X7R
CVDDIO C between VDDIO and GND 100 nF Ceramic, X7R
RFLASH R between IFLASH and GND 1.2 k±1%
RRBG R between IRGB and GND 5.6 k±1%
RRT R between IRT and GND 82 k±1%
DOUT Rectifying Diode (Vf at maxload) 0.3 V Schottky diode
CASE C between Audio input and ASE 100 nF Ceramic, X7R / X5R
LEDs User defined
DLIGHT Light Sensor TDK BSC2015
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 37
Product Folder Links: LP3954
MCU
WLED1
WLED2
WLED3
WLED4
WLED5
WLED6
R1
G1
B1
R2
G2
B2
FLASH_EN
FLASH
IRGB
IRT
ASE
LP3954
IFLASH
RFLASH
CAMERA
SW
BATTERY
FB
VDDA
VREF
D1
VDD2
VDD1
GNDS
SCK/SCL
SI
SS/SDA
SO
SYNC/PWM
IF_SEL
VDDIO
SINGLE
WHITE
FLASH LED
300 mA
MAIN
&
SUB
BACKLIGHT
VBAT
FUNLIGHTS
RGB
INDICATION
LED
AUDIO
GND
COUT
10 éF
L1
4.7 éH
CIN
10 éFCVDD1
100 nF
IMAX = 300...400 mA
VOUT = 4...5.3V
CVDDA
1 éFCREF
100 nF
RRGB RRT
CVDDIO
100 nF
+
-
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Application Examples
EXAMPLE 1
MAIN BACKLIGHT
SUB BACKLIGHT
AUDIO SYNCHRONIZED FUNLIGHTS
RGB INDICATION LIGHT
FLASH LED
Figure 43. Flip Phone
38 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
MCU
WLED1
WLED2
WLED3
WLED4
WLED5
WLED6
R1
G1
B1
R2
G2
B2
FLASH_EN
FLASH
IRGB
IRT
ASE
LP3954
IFLASH
RFLASH
CAMERA
SW
BATTERY
FB
VDDA
VREF
D1
VDD2
VDD1
GNDS
SCK/SCL
SI
SS/SDA
SO
SYNC/PWM
IF_SEL
VDDIO
SINGLE
WHITE
FLASH LED
300 mA
SMART
PHONE
BACKLIGHT
VBAT
KEYPAD
LEDS
RGB
INDICATION
LED
COUT
10 éF
L1
4.7 éH
CIN
10 éFCVDD1
100 nF
-+
IMAX = 300...400 mA
VOUT = 4...5.3V
CVDDA
1 éFCREF
100 nF
RRGB RRT
CVDDIO
100 nF
LDO 2.8V
TEMPERATURE
SENSOR
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
EXAMPLE 2
6 WHITE LED BACKLIGHT
KEY PAD LIGHTS
RGB INDICATION LED
WHITE SINGLE LED FLASH
TEMPERATURE SENSOR
Figure 44. Smart Phone
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 39
Product Folder Links: LP3954
MCU
WLED1
WLED2
WLED3
WLED4
WLED5
WLED6
R1
G1
B1
R2
G2
B2
FLASH_EN
FLASH
IRGB
IRT
ASE
LP3954
IFLASH
RFLASH
SW
BATTERY
FB
VDDA
VREF
D1
VDD2
VDD1
GNDS
SCK/SCL
SI
SS/SDA
SO
SYNC/PWM
IF_SEL
VDDIO
MAIN
BACKLIGHT
AUDIO
SYNC
FUNLIGHTS
KEYPAD
LEDS
AUDIO
GND
COUT
10 éF
L1
4.7 éH
CIN
10 éFCVDD1
100 nF
-+
IMAX = 300...400 mA
VOUT = 4...5.3V
CVDDA
1 éFCREF
100 nF
RRGB RRT
CVDDIO
100 nF
VIBRA
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
EXAMPLE 3
MAIN BACKLIGHT
KEYPAD LIGHTS
AUDIO SYNCHRONIZED FUNLIGHTS
VIBRA
Figure 45. Candybar Phone
40 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
MCU
WLED1
WLED2
WLED3
WLED4
WLED5
WLED6
R1
G1
B1
R2
G2
B2
FLASH_EN
FLASH
IRGB
IRT
ASE
LP3954
IFLASH
SW
BATTERY
FB
VDDA
VREF
D1
VDD2
VDD1
GNDS
SCK/SCL
SI
SS/SDA
SO
SYNC/PWM
IF_SEL
VDDIO
MAIN & SUB
BACKLIGHT
VBAT
FUNLIGHTS
RGB
INDICATION
LED
AUDIO
COUT
10 éF
L1
4.7 éH
CIN
10 éFCVDD1
100 nF
IMAX = 300...400 mA
VOUT = 4...5.3V
CVDDA
1 éF
CREF
100 nF
RRGB
RRT
CVDDIO
100 nF
+
-
+
-
VDDA
R3
100k
R4
100k
R1
10k R2
100k
C2
10 nF
C1
100 nF
LMV321
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
EXAMPLE 4
MAIN BACKLIGHT
SUB BACKLIGHT
AUDIO SYNCHRONIZED FUNLIGHTS
RGB INDICATION LIGHT
There may be cases where the audio input signal going into the LP3954 is too weak for audio synchronization. This
figure presents a single-supply inverting amplifier connected to the ASE input for audio signal amplification. The
amplification is +20 dB, which is well enough for 20 mVp-p audio signal. Because the amplifier (LMV321) is operating
in single supply voltage, a voltage divider using R3 and R4 is implemented to bias the amplifier so the input signal is
within the input common-mode voltage range of the amplifier. The capacitor C1 is placed between the inverting input
and resistor R1 to block the DC signal going into the audio signal source. The values of R1 and C1 affect the cutoff
frequency, fc = 1/(2*Pi*R1*C1), in this case it is around 160 Hz. As a result, the LMV321 output signal is centered
around mid-supply, that is VDDA/2. The output can swing to both rails, maximizing the signal-to-noise ratio in a low
voltage system
Figure 46. Using Extra Amplifier
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 41
Product Folder Links: LP3954
MCU
WLED1
WLED2
WLED3
WLED4
WLED5
WLED6
R1
G1
B1
R2
G2
B2
FLASH_EN
FLASH
IRGB
IRT
ASE
LP3954
IFLASH
SW
BATTERY
FB
VDDA
VREF
D1
VDD2
VDD1
GNDS
SCK/SCL
SI
SS/SDA
SO
SYNC/PWM
IF_SEL
VDDIO
MAIN & SUB
BACKLIGHT
VBAT
FUNLIGHTS
RGB
INDICATION
LED
PWM
AUDIO
SIGNAL
COUT
10 PF
L1
4.7 éH
CIN
10 éFCVDD1
100 nF
IMAX = 300...400 mA
VOUT = 4...5.3V
CVDDA
1 éF
CREF
100 nF
RRGB
RRT
CVDDIO
100 nF
+
-
R1
10k R2
10k C1
10 nF
C2
10 nF
C3
10 nF
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
EXAMPLE 5
MAIN BACKLIGHT
SUB BACKLIGHT
AUDIO SYNCHRONIZED FUNLIGHTS
RGB INDICATION LIGHT
Here, a second order RC-filter is used on the ASE input to convert a PWM signal to an analog waveform.
Figure 47. Using PWM Signal
More application information is available in the document "LP3954 Evaluation Kit".
42 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
LP3954 Control Registers
Table 3. LP3954 Control Register Names and Default Values
ADDR REGISTER D7 D6 D5 D4 D3 D2 D1 D0
(HEX)
00 RGB Ctrl cc_rgb1 cc_rgb2 r1sw g1sw b1sw r2sw g2sw b2sw
11000000
07 Ext. PWM control wled1_4 wled5_6 r1_pwm g1_pwm b1_pwm r2_pwm g2_pwm b2_pwm
_pwm _pwm
00000000
08 WLED control slope fade_sel en_fade displ en_w1_4 en_w5_6
000000
09 WLED1-4 wled1_4[7:0]
00000000
0A WLED5-6 wled5_6[7:0]
00000000
0B Enables pwm_ nstby en_ en_ rgb_sel[1:0]
sync boost autoload
000 100
0C ADC output data[7:0]
00000000
0D Boost output boost[7:0]
00111111
0E Boost_frq freq_sel[2:0]
111
10 HC_Flash hc_pwm fl_t[1:0] hc[1:0] en_
hcflash
000000
11 Pattern gen ctrl rgb_start loop log
000
12 RGB1 max current ir1[1:0] ig1[1:0] ib1[1:0]
000000
13 RGB2 max current ir2[1:0] ig2[1:0] ib2[1:0]
000000
2A audio sync CTRL1 gain_sel[2:0] sync_mode en_agc en_sync input_sel[1:0]
00000011
2B audio sync CTRL2 en_avg mode_ctrl[1:0] speed_ctrl[1:0]
00000
50 Command 1A r[2:0] g[2:0] cet[3:2]
00000000
51 Command 1B cet[1:0] b[2:0] tt[2:0]
00000000
52 Command 2A r[2:0] g[2:0] cet[3:2]
00000000
53 Command 2B cet[1:0] b[2:0] tt[2:0]
00000000
54 Command 3A r[2:0] g[2:0] cet[3:2]
00000000
55 Command 3B cet[1:0] b[2:0] tt[2:0]
00000000
56 Command 4A r[2:0] g[2:0] cet[3:2]
00000000
57 Command 4B cet[1:0] b[2:0] tt[2:0]
00000000
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 43
Product Folder Links: LP3954
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Table 3. LP3954 Control Register Names and Default Values (continued)
ADDR REGISTER D7 D6 D5 D4 D3 D2 D1 D0
(HEX)
58 Command 5A r[2:0] g[2:0] cet[3:2]
00000000
59 Command 5B cet[1:0] b[2:0] tt[2:0]
00000000
5A Command 6A r[2:0] g[2:0] cet[3:2]
00000000
5B Command 6B cet[1:0] b[2:0] tt[2:0]
00000000
5C Command 7A r[2:0] g[2:0] cet[3:2]
00000000
5D Command 7B cet[1:0] b[2:0] tt[2:0]
00000000
5E Command 8A r[2:0] g[2:0] cet[3:2]
00000000
5F Command 8B cet[1:0] b[2:0] tt[2:0]
00000000
60 Reset Writing any data to Reset Register resets LP3954
LP3954 Registers
REGISTER BIT EXPLANATIONS
Each register is shown with a key indicating the accessibility of the each individual bit, and the initial condition:
Register Bit Accessibility and Initial Condition
Key Bit Accessibility
rw Read/write
r Read only
–0,–1 Condition after POR
RGB CTRL (00H) RGB LEDS CONTROL REGISTER
D7 D6 D5 D4 D3 D2 D1 D0
cc_rgb1 cc_rgb2 r1sw g1sw b1sw r2sw g2sw b2sw
rw-1 rw-1 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0
0 - R1, G1 and B1 are constant current sinks, current limited internally
cc_rgb1 Bit 7 1 - R1, G1 and B1 are switches, limit current with external ballast resistor
0 R2, G2 and B2 are constant current sinks, current limited internally
cc_rgb2 Bit 6 1 R2, G2 and B2 are switches, limit current with external ballast resistor
0 R1 disabled
r1sw Bit 5 1 R1 enabled
0 G1 disabled
g1sw Bit 4 1 G1 enabled
Bit 3 0 B1 disabled
b1sw 1 B1 enabled
0 R2 disabled
r2sw Bit 2 1 R2 enabled
0 G2 disabled
g2sw Bit 1 1 G2 enabled
0 B2 disabled
b2sw Bit 0 1 B2 enabled
44 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
EXT_PWM_CONTROL (07H) EXTERNAL PWM CONTROL REGISTER
D7 D6 D5 D4 D3 D2 D1 D0
wled1_4_pwm wled5_6_pwm r1_pwm g1_pwm b1_pwm r2_pwm g2_pwm b2_pwm
rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0
0 WLED1…WLED4 PWM control disabled
wled1_4_pwm Bit 7 1 WLED1…WLED4 PWM control enabled
0 WLED5, WLED6 PWM control disabled
wled5_6_pwm Bit 6 1 WLED5, WLED6 PWM control enabled
0 R1 PWM control disabled
r1_pwm Bit 5 1 R1 PWM control enabled
0 G1 PWM control disabled
g1_pwm Bit 4 1 G1 PWM control enabled
0 RB PWM control disabled
b1_pwm Bit 3 1 B1 PWM control enabled
0 R2 PWM control disabled
r2_pwm Bit 2 1 R2 PWM control enabled
0 G2 PWM control disabled
g2_pwm Bit 1 1 G2 PWM control enabled
0 B2 PWM control disabled
b2_pwm Bit 0 1 B2 PWM control enabled
WLED CONTROL (08H) WLED CONTROL REGISTER
D7 D6 D5 D4 D3 D2 D1 D0
slope fade_sel en_fade displ en_w1_4 en_w5_6
r-0 r-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0
0 fade execution time 1.3 sec
slope Bit 5 1 fade execution time 0.65 sec
0 fade control for WLED1… WLED4
fade_sel Bit 4 1 fade control for WLED5, WLED6
0 automatic fade disabled
en_fade Bit 3 1 automatic fade enabled
0 WLED1-4 and WLED5-6 are controlled separately
displ Bit 2 1 WLED1-4 and WLED5-6 are controlled with WLED1-4 controls
0 WLED1…WLED4 disabled
en_w1_4 Bit 1 1 WLED1…WLED4 enabled
0 WLED5,WLED6 disabled
en_w5_6 Bit 0 1 WLED5,WLED6 enabled
WLED1-4 (09H) WLED1…WLED4 BRIGHTNESS CONTROL REGISTER
D7 D6 D5 D4 D3 D2 D1 D0
wled1_4[7:0]
rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 45
Product Folder Links: LP3954
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Adjustment
wled1_4[7:0] Typical driver current (ma)
0000 0000 0
0000 0001 0.1
0000 0010 0.2
wled1_4[7:0] Bits 7-0 0000 0011 0.3
0000 0100 0.4
1111 1101 25.3
1111 1110 25.4
1111 1111 25.5
WLED5-6 (0AH) WLED5, WLED6 BRIGHTNESS CONTROL REGISTER
D7 D6 D5 D4 D3 D2 D1 D0
wled5_5[7:0]
rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0
Adjustment
wled5_6[7:0] Typical driver current (ma)
0000 0000 0
0000 0001 0.1
0000 0010 0.2
wled5_6[7:0] Bits 7-0 0000 0011 0.3
0000 0100 0.4
1111 1101 25.3
1111 1110 25.4
1111 1111 25.5
ENABLES (0BH) ENABLES REGISTER
D7 D6 D5 D4 D3 D2 D1 D0
pwm_sync nstby en_boost en_autoload rgb_sel[1:0]
rw-0 rw-0 rw-0 r-0 r-0 rw-1 rw-0 rw-0
0 synchronization to external clock disabled
pwm_sync Bit 7 1 synchronization to external clock enabled
0 LP3954 standby mode
nstby Bit 6 1 LP3954 active mode
0 boost converter disabled
en_boost Bit 5 1 boost converter enabled
0 internal boost converter active load off
en_autoload Bit 2 1 internal boost converter active load on
Color LED control mode selection
rgb_sel[1:0] Audio sync connected Pattern generator
to connected to
00 none RGB1 & RGB2
rgb_sel[1:0] Bits 1-0 01 RGB1 RGB2
10 RGB2 RGB1
11 RGB1 & RGB2 none
46 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
ADC_OUTPUT (0CH) ADC DATA REGISTER
D7 D6 D5 D4 D3 D2 D1 D0
data[7:0]
r-0 r-0 r-0 r-0 r-0 r-0 r-0 r-0
data[7:0] Bits 7-0 Data register ADC (Audio input, light or temperature sensors)
BOOST_OUTPUT (0DH) BOOST OUTPUT VOLTAGE CONTROL REGISTER
D7 D6 D5 D4 D3 D2 D1 D0
Boost[7:0]
rw-0 rw-0 rw-1 rw-1 rw-1 rw-1 rw-1 rw-1
Adjustment
Boost[7:0] Typical boost output (V)
0000 0000 4.00
0000 0001 4.25
0000 0011 4.40
Boost[7:0] Bits 7-0 0000 0111 4.55
0000 1111 4.70
0001 1111 4.85
0011 1111 5.00 (default)
0111 1111 5.15
1111 1111 5.30
BOOST_FRQ (0EH) BOOST FREQUENCY CONTROL REGISTER
D7 D6 D5 D4 D3 D2 D1 D0
freq_sel[2:0]
r-0 r-0 r-0 r-0 r-0 rw-1 rw-1 rw-1
Adjustment
freq_sel[2:0] Frequency
freq_sel[2:0] Bits 7-0 1xx 2.00 MHz
01x 1.67 MHz
00x 1.00 MHz
HC_FLASH (10H) HIGH CURRENT FLASH DRIVER CONTROL REGISTER
D7 D6 D5 D4 D3 D2 D1 D0
hc_pwm fl_t[1:0] hc[1:0] en_hcflash
r-0 r-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0
0 PWM for high current flash driver disabled
hc_pwm Bit 5 1 PWM for high current flash driver enabled
Flash duration for high current driver
fl_t[1:0] Typical flash duration
00 200 ms
fl_t[1:0] Bits 4-3 01 400 ms
10 600 ms
11 According EN_FLASH pin on duration
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 47
Product Folder Links: LP3954
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Current control for high current flash driver
hc[1:0] current
00 0.25×IMAX(FLASH)
hc[1:0] Bits 2-1 01 0.50×IMAX(FLASH)
10 0.75×IMAX(FLASH)
11 1.00×IMAX(FLASH)
0 high current flash driver disabled
en_hcflash Bit 0 1 high current flash driver enabled
PATTERN_GEN_CTRL (11H) PATTERN GENERATOR CONTROL REGISTER
D7 D6 D5 D4 D3 D2 D1 D0
rgb_start loop log
r-0 r-0 r-0 r-0 r-0 rw-0 rw-0 rw-0
0 Pattern generator disabled
rgb_start Bit 2 1 execution pattern starting from command 1
0 pattern generator loop disabled (single patter)
loop Bit 1 1 pattern generator loop enabled (execute until stopped)
0 color intensity mode 0
log Bit 0 1 color intensity mode 1
RGB1_MAX_CURRENT (12H) RGB1 DRIVER INDIVIDUAL MAXIMUM CURRENT CONTROL REGISTER
D7 D6 D5 D4 D3 D2 D1 D0
ir1[1:0] ig1[1:0] ib1[1:0]
r-0 r-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0
Maximum current for R1 driver
ir1[2:0] Maximum output current
00 0.25×IMAX
ir1[1:0] Bits 5-4 01 0.50×IMAX
10 0.75×IMAX
11 1.00×IMAX
1aximum current for G1 driver
ig2[1:0] Maximum output current
00 0.25×IMAX
ig1[1:0] Bits 3-2 01 0.50×IMAX
10 0.75×IMAX
11 1.00×IMAX
Maximum current for B1 driver
ib1[1:0] Maximum output current
00 0.25×IMAX
ib1[1:0] Bits 1-0 01 0.50×IMAX
10 0.75×IMAX
11 1.00×IMAX
RGB2_MAX_CURRENT (13H) RGB2 DRIVER INDIVIDUAL MAXIMUM CURRENT CONTROL REGISTER
D7 D6 D5 D4 D3 D2 D1 D0
ir2[1:0] ig2[1:0] ib2[1:0]
rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0
48 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
Maximum current for R2 driver
ir2[2:0] Maximum output current
00 0.25×IMAX
ir2[1:0] Bits 5-4 01 0.50×IMAX
10 0.75×IMAX
11 1.00×IMAX
Maximum current for G2 driver
ig2[1:0] Maximum output current
00 0.25×IMAX
ig2[1:0] Bits 3-2 01 0.50×IMAX
10 0.75×IMAX
11 1.00×IMAX
Maximum current for B2 driver
ib2[1:0] Maximum output current
00 0.25×IMAX
ib2[1:0] Bits 1-0 01 0.50×IMAX
10 0.75×IMAX
11 1.00×IMAX
AUDIO_SYNC_CTRL1 (2AH) AUDIO SYNCHRONIZATION AND ADC CONTROL REGISTER 1
D7 D6 D5 D4 D3 D2 D1 D0
gain_sel[2:0] sync_mode en_agc en_sync input_sel[1:0]
rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-1 rw-1
Input signal gain control
gain_sel[2:0] gain, db
000 0 (default)
001 3
010 6
gain_sel[2:0] Bits 7-5 011 9
100 12
101 15
110 18
111 21
Input filter mode control
sync_mode Bit 4 0 Amplitude mode
1 Frequency mode
0 automatic gain control disabled
en_agc Bit 3 1 automatic gain control enabled
0 audio synchronization disabled
en_sync Bit 2 1 audio synchronization enabled
ADC input selector
input_sel[1:0] Input
00 Single ended input signal (ASE)
input_sel[1:0] Bits 1-0 01 Temperature measurement
10 Ambient light measurement
11 No input (default)
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 49
Product Folder Links: LP3954
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
AUDIO_SYNC_CTRL2 (2BH) AUDIO SYNCHRONIZATION AND ADC CONTROL REGISTER 2
D7 D6 D5 D4 D3 D2 D1 D0
en_avg mode_ctrl[1:0] speed_ctrl[1:0]
r-0 r-0 r-0 rw-0 rw-0 rw-0 rw-0 rw-0
0 averaging disabled
en_avg Bit 4 1 averaging enabled
mode_ctrl[1:0] Bits 3-2 Filtering mode control LEDs light response time to audio input
speed_ctrl[1:0] Response
00 FASTEST (default)
speed_ctrl[1:0] Bits 1-0 01 FAST
10 MEDIUM
11 SLOW
PATTERN CONTROL REGISTERS
Command_[1:8]A Pattern Control Register A
D7 D6 D5 D4 D3 D2 D1 D0
r[2:0] g[2:0] cet[3:2]
rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0
Command_[1:8]B Pattern Control Register B
D7 D6 D5 D4 D3 D2 D1 D0
cet[1:0] b[2:0] tt[2:0]
rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0
Red color intensity
r[2:0] current, %
log=0 log=1
000 0×IMAX 0×IMAX
001 7%×IMAX 1%×IMAX
010 14%×IMAX 2%×IMAX
Bits
r[2:0] 7-5A 011 21%×IMAX 4%×IMAX
100 32%×IMAX 10%×IMAX
101 46%×IMAX 21%×IMAX
110 71%×IMAX 46%×IMAX
111 100%×IMAX 100%×IMAX
*log bit is in pattern_gen_ctrl register
50 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
Green color intensity
g[2:0] current, %
log=0 log=1
000 0×IMAX 0×IMAX
001 7%×IMAX 1%×IMAX
010 14%×IMAX 2%×IMAX
Bits
g[2:0] 4-2A 011 21%×IMAX 4%×IMAX
100 32%×IMAX 10%×IMAX
101 46%×IMAX 21%×IMAX
110 71%×IMAX 46%×IMAX
111 100%×IMAX 100%×IMAX
*log bit is in pattern_gen_ctrl register
Command execution time
cet[3:0] CET duration, ms
0000 197
0001 393
0010 590
0011 786
0100 983
0101 1180
Bits 0110 1376
cet[3:0] 1-0A 0111 1573
7-6B 1000 1769
1001 1966
1010 2163
1011 2359
1100 2556
1101 2753
1110 2949
1111 3146
Blue color intensity
b[2:0] current, %
log=0 log=1
000 0×IMAX 0×IMAX
001 7%×IMAX 1%×IMAX
010 14%×IMAX 2%×IMAX
Bits
b[2:0] 5-3B 011 21%×IMAX 4%×IMAX
100 32%×IMAX 10%×IMAX
101 46%×IMAX 21%×IMAX
110 71%×IMAX 46%×IMAX
111 100%×IMAX 100%×IMAX
*log bit is in pattern_gen_ctrl register
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 51
Product Folder Links: LP3954
LP3954
SNVS340D JUNE 2005REVISED MARCH 2013
www.ti.com
Transition time
tt[2:0] Transition time, ms
000 0
001 55
010 110
Bits
tt[2:0] 2-0B 011 221
100 442
101 885
110 1770
111 3539
RESET (60H) - RESET REGISTER
D7 D6 D5 D4 D3 D2 D1 D0
Writing any data to Reset Register in address 60H can reset LP3954
r-0 r-0 r-0 r-0 r-0 r-0 r-0 r-0
52 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3954
LP3954
www.ti.com
SNVS340D JUNE 2005REVISED MARCH 2013
REVISION HISTORY
Changes from Revision C (March 2013) to Revision D Page
Changed layout of National Data Sheet to TI format .......................................................................................................... 52
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 53
Product Folder Links: LP3954
PACKAGE OPTION ADDENDUM
www.ti.com 8-Oct-2015
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead/Ball Finish
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
LP3954RL/NOPB ACTIVE DSBGA YPG 36 250 Green (RoHS
& no Sb/Br) SNAG Level-1-260C-UNLIM D63B
LP3954TL/NOPB ACTIVE DSBGA YZR 36 250 Green (RoHS
& no Sb/Br) SNAGCU Level-1-260C-UNLIM -30 to 85 D49B
LP3954TLX/NOPB ACTIVE DSBGA YZR 36 1000 Green (RoHS
& no Sb/Br) SNAGCU Level-1-260C-UNLIM -30 to 85 D49B
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
PACKAGE OPTION ADDENDUM
www.ti.com 8-Oct-2015
Addendum-Page 2
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
LP3954RL/NOPB DSBGA YPG 36 250 178.0 12.4 3.21 3.21 0.76 8.0 12.0 Q1
LP3954TL/NOPB DSBGA YZR 36 250 178.0 12.4 3.21 3.21 0.76 8.0 12.0 Q1
LP3954TLX/NOPB DSBGA YZR 36 1000 178.0 12.4 3.21 3.21 0.76 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 2-Sep-2015
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LP3954RL/NOPB DSBGA YPG 36 250 210.0 185.0 35.0
LP3954TL/NOPB DSBGA YZR 36 250 210.0 185.0 35.0
LP3954TLX/NOPB DSBGA YZR 36 1000 210.0 185.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 2-Sep-2015
Pack Materials-Page 2
MECHANICAL DATA
YPG0036xxx
www.ti.com
RLA36XXX (Rev A)
0.650±0.075
D
E
4214895/A 12/12
A
. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
NOTES:
D: Max =
E: Max =
3.013 mm, Min =
3.013 mm, Min =
2.952 mm
2.952 mm
MECHANICAL DATA
YZR0036xxx
www.ti.com
TLA36XXX (Rev D)
0.600±0.075
D
E
A
. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
NOTES:
4215058/A 12/12
D: Max =
E: Max =
3.013 mm, Min =
3.013 mm, Min =
2.952 mm
2.952 mm
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-
compliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Texas Instruments:
LP3954RL/NOPB LP3954RLX/NOPB LP3954TL/NOPB LP3954TLX/NOPB