Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
LM2662
,
LM2663
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
LM266x Switched Capacitor Voltage Converter
1 Features 3 Description
The LM2662/LM2663 CMOS charge-pump voltage
1• Inverts or Doubles Input Supply Voltage converter inverts a positive voltage in the range of 1.5
• 3.5-ΩTypical Output Resistance V to 5.5 V to the corresponding negative voltage. The
• 86% Typical Conversion Efficiency at 200 mA LM2662/LM2663 uses two low cost capacitors to
provide 200 mA of output current without the cost,
• (LM2662) Selectable Oscillator Frequency: 20 size, and EMI related to inductor based converters.
kHz/150 kHz With an operating current of only 300 μA and
• (LM2663) Low Current Shutdown Mode operating efficiency greater than 90% at most loads,
the LM2662/LM2663 provides ideal performance for
2 Applications battery powered systems. The LM2662/LM2663 may
also be used as a positive voltage doubler.
• Laptop Computers
• Cellular Phones The oscillator frequency can be lowered by adding an
external capacitor to the OSC pin. Also, the OSC pin
• Medical Instruments may be used to drive the LM2662/LM2663 with an
• Operational Amplifier Power Supplies external clock. For LM2662, a frequency control (FC)
• Interface Power Supplies pin selects the oscillator frequency of 20 kHz or 150
kHz. For LM2663, an external shutdown (SD) pin
• Handheld Instruments replaces the FC pin. The SD pin can be used to
space disable the device and reduce the quiescent current
space to 10 μA. The oscillator frequency for LM2663 is 150
kHz.
Voltage Inverter Device Information(1)
PART NUMBER PACKAGE BODY SIZE (NOM)
LM2662 SOIC (8) 4.90 mm x 3.91 mm
LM2663
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
space
space
Positive Voltage Doubler Splitting VIN in Half
* Please see Positive Voltage Doubler
section regarding choice of D1.
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LM2662
,
LM2663
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
www.ti.com
Table of Contents
8.3 Feature Description................................................. 10
1 Features.................................................................. 18.4 Device Functional Modes........................................ 11
2 Applications ........................................................... 19 Application and Implementation ........................ 12
3 Description............................................................. 19.1 Application Information............................................ 12
4 Revision History..................................................... 29.2 Typical Applications ................................................ 12
5 Pin Configuration and Functions......................... 310 Power Supply Recommendations ..................... 18
6 Specifications......................................................... 411 Layout................................................................... 18
6.1 Absolute Maximum Ratings ...................................... 411.1 Layout Guidelines ................................................. 18
6.2 Handling Ratings....................................................... 411.2 Layout Example .................................................... 18
6.3 Recommended Operating Conditions....................... 412 Device and Documentation Support................. 19
6.4 Thermal Information.................................................. 412.1 Device Support .................................................... 19
6.5 Electrical Characteristics........................................... 512.2 Related Links ........................................................ 19
6.6 Typical Performance Characteristics ........................ 612.3 Trademarks........................................................... 19
7 Parameter Measurement Information .................. 912.4 Electrostatic Discharge Caution............................ 19
8 Detailed Description............................................ 10 12.5 Glossary................................................................ 19
8.1 Overview................................................................. 10 13 Mechanical, Packaging, and Orderable
8.2 Functional Block Diagram....................................... 10 Information........................................................... 19
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision D (May 2013) to Revision E Page
• Added Device Information and Handling Rating tables, Feature Description,Device Functional Modes,Application
and Implementation,Power Supply Recommendations,Layout,Device and Documentation Support, and
Mechanical, Packaging, and Orderable Information sections; moved some curves to Application Curves section.............. 1
Changes from Revision C (May 2013) to Revision D Page
• Changed layout of National Data Sheet to TI format ........................................................................................................... 15
2Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM2662 LM2663
LM2662
,
LM2663
www.ti.com
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
5 Pin Configuration and Functions
8 Pins 8 Pins
LM2662 SOIC (D) LM2663 SOIC (D)
Top View Top View
Pin Functions
PIN DESCRIPTION
TYPE
NUMBE NAME VOLTAGE INVERTER VOLTAGE DOUBLER
R
FC Frequency control for internal oscillator:
(LM2662) Input FC = open, ƒOSC = 20 kHz (typ);
1 Same as inverter.
FC = V+, ƒOSC = 150 kHz (typ);
FC has no effect when OSC pin is driven
externally.
SD Shutdown control pin, tie this pin to the ground
1 Input Same as inverter.
(LM2663) in normal operation.
CAP+ Connect this pin to the positive terminal of
2 Power Same as inverter.
charge-pump capacitor.
3 GND Ground Power supply ground input. Power supply positive voltage input.
CAP−Connect this pin to the negative terminal of
4 Power Same as inverter.
charge-pump capacitor.
5 OUT Power Negative voltage output. Power supply ground input.
LV Low-voltage operation input. Tie LV to GND
when input voltage is less than 3.5 V. Above
6 Input 3.5 V, LV can be connected to GND or left LV must be tied to OUT.
open. When driving OSC with an external
clock, LV must be connected to GND.
OSC Oscillator control input. OSC is connected to
an internal 15-pF capacitor. An external Same as inverter except that OSC cannot be
7 Input capacitor can be connected to slow the driven by an external clock.
oscillator. Also, an external clock can be used
to drive OSC.
V+ Power Power supply positive voltage input.
8 Positive voltage output.
Input
Copyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LM2662 LM2663
LM2662
,
LM2663
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)(2)
MIN MAX UNIT
Supply voltage (V+ to GND, or GND to OUT) 6
LV (OUT −0.3 V) (GND + 3 V) V
FC, OSC, SD The least negative of (OUT −0.3 V)
or (V+ −6 V) to (V+ + 0.3 V)
V+ and OUT continuous output current 250
Output short-circuit duration to GND(3) 1 sec.
Power dissipation (TA= 25°C)(4) 735 mW
TJmax(4) 150
Operating ambient temperature −40 85 °C
Operating junction temperature −40 105
Lead temperature (soldering, 10 seconds) 300
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and
specifications.
(3) OUT may be shorted to GND for one second without damage. However, shorting OUT to V+ may damage the device and should be
avoided. Also, for temperatures above 85°C, OUT must not be shorted to GND or V+, or device may be damaged.
(4) The maximum allowable power dissipation is calculated by using PDMax = (TJMax −TA)/RθJA, where TJMax is the maximum junction
temperature, TAis the ambient temperature, and RθJA is the junction-to-ambient thermal resistance of the specified package.
6.2 Handling Ratings MIN MAX UNIT
Tstg Storage temperature range −65 150 °C
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all 2000
V(ESD) Electrostatic discharge V
pins(1)
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted) MIN NOM MAX UNIT
V+ (supply voltage) 2.5 5.5 V
Junction temperature (TJ) –40 105 °C
Ambient temperature (TJ) –40 85
6.4 Thermal Information LM2662 LM2663
THERMAL METRIC(1) SOIC (D) UNIT
8 PINS
RθJA Junction-to-ambient thermal resistance 170 170 °C/W
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
4Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM2662 LM2663
LM2662
,
LM2663
www.ti.com
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
6.5 Electrical Characteristics
Unless otherwise specified: V+ = 5 V, FC = Open, C1= C2= 47 μF.(1)
PARAMETER TEST CONDITION MIN(2) TYP(3) MAX(2) UNIT
V+ Supply Voltage RL= 1k Inverter, LV = 3.5 5.5
Open V
Inverter, LV = GND 1.5 5.5
Doubler, LV = OUT 2.5 5.5
IQSupply Current No Load FC = V+ (LM2662) 1.3 4
LV = Open SD = Ground mA
(LM2663)
FC = Open 0.3 0.8
ISD Shutdown Supply Current 10 μA
(LM2663)
VSD Shutdown Pin Input Voltage Shutdown Mode 2 (4) V
(LM2663) Normal Operation 0.3
ILOutput Current 200 mA
ROUT Output Resistance(5) IL= 200 mA 3.5 7 Ω
fOSC Oscillator Frequency(6) OSC = Open FC = Open 7 20 kHz
FC = V+ 55 150
fSW Switching Frequency(7) OSC = Open FC = Open 3.5 10 kHz
FC = V+ 27.5 75
IOSC OSC Input Current FC = Open ±2 μA
FC = V+ ±10
PEFF Power Efficiency RL(500) between V+and OUT 90% 96%
IL= 200 mA to GND 86%
VOEFF Voltage Conversion Efficiency No Load 99% 99.96%
(1) In the test circuit, capacitors C1and C2are 47-μF, 0.2-Ωmaximum ESR capacitors. Capacitors with higher ESR will increase output
resistance, reduce output voltage and efficiency.
(2) –40°C to 105°C
(3) TJ= 25°C
(4) In doubling mode, when Vout > 5 V, minimum input high for shutdown equals Vout −3 V.
(5) Specified output resistance includes internal switch resistance and capacitor ESR.
(6) For LM2663, the oscillator frequency is 150 kHz.
(7) The output switches operate at one half of the oscillator frequency, ƒOSC = 2ƒSW.
Copyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LM2662 LM2663
LM2662
,
LM2663
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
www.ti.com
6.6 Typical Performance Characteristics
(Circuit of Figure 14 and Figure 15)
Figure 1. Supply Current vs Supply Voltage Figure 2. Supply Current vs Oscillator Frequency
Figure 4. Output Source Resistance vs Temperature
Figure 3. Output Source Resistance vs Supply Voltage
Figure 5. Output Source Resistance vs Temperature Figure 6. Output Voltage Drop vs Load Current
6Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM2662 LM2663
LM2662
,
LM2663
www.ti.com
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
Typical Performance Characteristics (continued)
(Circuit of Figure 14 and Figure 15)
Figure 7. Output Voltage vs Oscillator Frequency Figure 8. Oscillator Frequency vs External Capacitance
Figure 10. Oscillator Frequency vs Supply Voltage
Figure 9. Oscillator Frequency vs Supply Voltage
Figure 11. Oscillator Frequency vs Temperatur Figure 12. Oscillator Frequency vs Temperature
Copyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: LM2662 LM2663
LM2662
,
LM2663
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
www.ti.com
Typical Performance Characteristics (continued)
(Circuit of Figure 14 and Figure 15)
Figure 13. Shutdown Supply Current vs Temperature (LM2663 Only)
8Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM2662 LM2663
FC(SD)
OSC
LM2662 (LM2663)
LV
V+
CAP+
OUT
GND
OSCILLATOR Switch Array
Switch Drivers CAP-
LM2662
,
LM2663
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
www.ti.com
8 Detailed Description
8.1 Overview
The LM2662/LM2663 contains four large CMOS switches which are switched in a sequence to invert the input
supply voltage. Energy transfer and storage are provided by external capacitors. Figure 16 illustrates the voltage
conversion scheme. When S1and S3are closed, C1charges to the supply voltage V+. During this time interval
switches S2and S4are open. In the second time interval, S1and S3are open and S2and S4are closed, C1is
charging C2. After a number of cycles, the voltage across C2will be pumped to V+. Since the anode of C2is
connected to ground, the output at the cathode of C2equals −(V+) assuming no load on C2, no loss in the
switches, and no ESR in the capacitors. In reality, the charge transfer efficiency depends on the switching
frequency, the on-resistance of the switches, and the ESR of the capacitors.
Figure 16. Voltage Inverting Principle
8.2 Functional Block Diagram
8.3 Feature Description
8.3.1 Changing Oscillator Frequency
For the LM2662, the internal oscillator frequency can be selected using the Frequency Control (FC) pin. When
FC is open, the oscillator frequency is 20 kHz; when FC is connected to V+, the frequency increases to 150 kHz.
A higher oscillator frequency allows smaller capacitors to be used for equivalent output resistance and ripple, but
increases the typical supply current from 0.3 mA to 1.3 mA.
The oscillator frequency can be lowered by adding an external capacitor between OSC and GND (See typical
performance characteristics). Also, in the inverter mode, an external clock that swings within 100 mV of V+ and
GND can be used to drive OSC. Any CMOS logic gate is suitable for driving OSC. LV must be grounded when
driving OSC. The maximum external clock frequency is limited to 150 kHz.
The switching frequency of the converter (also called the charge pump frequency) is half of the oscillator
frequency.
NOTE
OSC cannot be driven by an external clock in the voltage-doubling mode.
10 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM2662 LM2663
LM2662
,
LM2663
www.ti.com
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
Feature Description (continued)
Table 1. LM2662 Oscillator Frequency Selection
FC OSC OSCILLATOR
Open Open 20 kHz
V+ Open 150 kHz
Open or V+ External Capacitor See Typical Performance Characteristics
N/A External Clock (inverter mode only) External Clock Frequency
Table 2. LM2663 Oscillator Frequency Selection
OSC OSCILLATOR
Open 150 kHz
External Capacitor See Typical Performance Characteristics
External Clock (inverter mode only) External Clock Frequency
8.4 Device Functional Modes
8.4.1 Shutdown Mode
For the LM2663, a shutdown (SD) pin is available to disable the device and reduce the quiescent current to 10
μA. Applying a voltage greater than 2 V to the SD pin will bring the device into shutdown mode. While in normal
operating mode, the SD pin is connected to ground.
Copyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: LM2662 LM2663
LM2662
,
LM2663
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
www.ti.com
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
The LM2662/LM2663 CMOS charge-pump voltage converter inverts a positive voltage in the range of 1.5 V to
5.5 V to the corresponding negative voltage. The LM2662/LM2663 uses two low cost capacitors to provide 200
mA of output current without the cost, size, and EMI related to inductor based converters. With an operating
current of only 300 μA and operating efficiency greater than 90% at most loads, the LM2662/LM2663 provides
ideal performance for battery powered systems. The LM2662/LM2663 may also be used as a positive voltage
doubler.
9.2 Typical Applications
9.2.1 Simple Negative Voltage Converter
Figure 17. Simple Negative Voltage Converter
9.2.1.1 Design Requirements
The main application of LM2662/LM2663 is to generate a negative supply voltage. The voltage inverter circuit
uses only two external capacitors as shown in Figure 17. The range of the input supply voltage is 1.5 V to 5.5 V.
For a supply voltage less than 3.5 V, the LV pin must be connected to ground to bypass the internal regulator
circuitry. This gives the best performance in low voltage applications. If the supply voltage is greater than 3.5 V,
LV may be connected to ground or left open. The choice of leaving LV open simplifies the direct substitution of
the LM2662/LM2663 for the LMC7660 Switched Capacitor Voltage Converter.
9.2.1.2 Detailed Design Procedure
The output characteristics of this circuit can be approximated by an ideal voltage source in series with a resistor.
The voltage source equals −(V+). The output resistance Rout is a function of the ON resistance of the internal
MOS switches, the oscillator frequency, and the capacitance and ESR of C1and C2. Since the switching current
charging and discharging C1is approximately twice as the output current, the effect of the ESR of the pumping
capacitor C1is multiplied by four in the output resistance. The output capacitor C2is charging and discharging at
a current approximately equal to the output current, therefore, its ESR only counts once in the output resistance.
A good approximation is:
(1)
where RSW is the sum of the ON resistance of the internal MOS switches shown in the Voltage Inverting
Principle.
High value, low ESR capacitors will reduce the output resistance. Instead of increasing the capacitance, the
oscillator frequency can be increased to reduce the 2/(fosc × C1) term. Once this term is trivial compared with RSW
and ESRs, further increasing in oscillator frequency and capacitance will become ineffective.
12 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM2662 LM2663
LM2662
,
LM2663
www.ti.com
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
Typical Applications (continued)
The peak-to-peak output voltage ripple is determined by the oscillator frequency, and the capacitance and ESR
of the output capacitor C2:
(2)
Again, using a low ESR capacitor will result in lower ripple.
9.2.1.2.1 Paralleling Devices
Any number of LM2662 devicess (or LM2663 devices) can be paralleled to reduce the output resistance. Each
device must have its own pumping capacitor C1, while only one output capacitor Cout is needed as shown in
Figure 18. The composite output resistance is:
(3)
Figure 18. Lowering Output Resistance by Paralleling Devices
9.2.1.2.2 Cascading Devices
Cascading the LM2662 devices (or LM2663 devices) is an easy way to produce a greater negative voltage (as
shown in Figure 19). If nis the integer representing the number of devices cascaded, the unloaded output
voltage Vout is (−nVin). The effective output resistance is equal to the weighted sum of each individual device:
(4)
A three-stage cascade circuit shown in Figure 20 generates −3 Vin, from Vin.
Cascading is also possible when devices are operating in doubling mode. In Figure 21, two devices are
cascaded to generate 3 Vin.
An example of using the circuit in Figure 20 or Figure 21 is generating +15 V or −15 V from a +5-V input.
Note that, the number of nis practically limited since the increasing of n significantly reduces the efficiency and
increases the output resistance and output voltage ripple.
Figure 19. Increasing Output Voltage by Cascading Devices
Copyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links: LM2662 LM2663
LM2662
,
LM2663
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
www.ti.com
Typical Applications (continued)
Figure 20. Generating −3 VIN From +VIN
Figure 21. Generating +3 VIN From +VIN
9.2.1.2.3 Regulating VOUT
It is possible to regulate the output of the LM2662/LM2663 by use of a low dropout regulator (such as LP2986).
The whole converter is depicted in Figure 22. This converter can give a regulated output from −1.5 V to −5.5 V
by choosing the proper resistor ratio:
where
•Vref = 1.23V(5)
The error flag on pin 7 of the LP2986 goes low when the regulated output at pin 5 drops by about 5% below
nominal. The LP2986 can be shutdown by taking pin 8 low. The less than 1 μA quiescent current in the
shutdown mode is favorable for battery powered applications.
Figure 22. Combining LM2662/LM2663 With LP2986 to Make a Negative Adjustable Regulator
Also, as shown in Figure 23 by operating the LM2662/LM2663 in voltage doubling mode and adding a low
dropout regulator (such as LP2986) at the output, we can get +5 V output from an input as low as +3.3 V.
14 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM2662 LM2663
LM2662
,
LM2663
www.ti.com
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
Typical Applications (continued)
Figure 23. Generating +5 V From +3.3 V Input Voltage
9.2.1.3 Application Curves
Figure 24. Efficiency vs Load Current Figure 25. Efficiency vs Oscillator Frequency
Figure 26. Output Source Resistance vs Oscillator Frequency
Copyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Links: LM2662 LM2663
LM2662
,
LM2663
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
www.ti.com
Typical Applications (continued)
9.2.2 Positive Voltage Doubler
Figure 27. Positive Voltage Doubler
9.2.2.1 Design Requirements
The LM2662/LM2663 can operate as a positive voltage doubler (as shown in Figure 27). The doubling function is
achieved by reversing some of the connections to the device.
9.2.2.2 Detailed Design Procedure
The input voltage is applied to the GND pin with an allowable voltage from 2.5 V to 5.5 V. The V+ pin is used as
the output. The LV pin and OUT pin must be connected to ground. The OSC pin can not be driven by an external
clock in this operation mode. The unloaded output voltage is twice of the input voltage and is not reduced by the
diode D1's forward drop.
The Schottky diode D1is only needed for start-up. The internal oscillator circuit uses the V+ pin and the LV pin
(connected to ground in the voltage doubler circuit) as its power rails. Voltage across V+ and LV must be larger
than 1.5 V to insure the operation of the oscillator. During start-up, D1is used to charge up the voltage at V+ pin
to start the oscillator; also, it protects the device from turning-on its own parasitic diode and potentially latching-
up. Therefore, the Schottky diode D1should have enough current carrying capability to charge the output
capacitor at start-up, as well as a low forward voltage to prevent the internal parasitic diode from turning-on. A
Schottky diode like 1N5817 can be used for most applications. If the input voltage ramp is less than 10 V/ms, a
smaller Schottky diode like MBR0520LT1 can be used to reduce the circuit size.
9.2.2.3 Application Curves
See Application Curves section.
9.2.3 Splitting VIN in Half
Figure 28. Splitting VIN in Half
9.2.3.1 Design Requirements
Another interesting application shown in Figure 28 is using the LM2662/LM2663 as a precision voltage divider.
Since the off-voltage across each switch equals VIN/2, the input voltage can be raised to +11 V.
16 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM2662 LM2663
LM2662
,
LM2663
www.ti.com
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
Typical Applications (continued)
9.2.3.2 Detailed Design Procedure
As discussed in the Simple Negative Voltage Converter section, the output resistance and ripple voltage are
dependent on the capacitance and ESR values of the external capacitors. The output voltage drop is the load
current times the output resistance, and the power efficiency is
(6)
Where IQ(V+) is the quiescent power loss of the IC device, and IL2ROUT is the conversion loss associated with the
switch on-resistance, the two external capacitors and their ESRs.
Low ESR capacitors are recommended for both capacitors to maximize efficiency, reduce the output voltage
drop and voltage ripple. For convenience, C1and C2are usually chosen to be the same.
The output resistance varies with the oscillator frequency and the capacitors. In Figure 26, the output resistance
vs. oscillator frequency curves are drawn for four difference capacitor values. At very low frequency range,
capacitance plays the most important role in determining the output resistance. Once the frequency is increased
to some point (such as 100 kHz for the 47-μF capacitors), the output resistance is dominated by the ON
resistance of the internal switches and the ESRs of the external capacitors. A low value, smaller size capacitor
usually has a higher ESR compared with a bigger size capacitor of the same type. Ceramic capacitors can be
chosen for their lower ESR. As shown in Figure 26, in higher frequency range, the output resistance using the
10-μF ceramic capacitors is close to these using higher value tantalum capacitors.
9.2.3.3 Application Curves
See Application Curves section.
Copyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Links: LM2662 LM2663
FC(SD)
OSC
LM2662 (LM2663)
LV
V+
CAP+
OUT
GND
OSCILLATOR Switch Array
Switch Drivers CAP-
LM2662
,
LM2663
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
www.ti.com
10 Power Supply Recommendations
The LM2662/LM2663 is designed to operate from as an inverter over an input voltage supply range between 1.5
V and 5.5 V when the LV pin is grounded. This input supply must be well regulated and capable to supply the
required input current. If the input supply is located far from the LM2662/LM2663 additional bulk capacitance may
be required in addition to the ceramic bypass capacitors.
11 Layout
11.1 Layout Guidelines
The high switching frequency and large switching currents of the LM2662/LM2663 make the choice of layout
important. The following steps should be used as a reference to ensure the device is stable and maintains proper
LED current regulation across its intended operating voltage and current range
• Place CIN on the top layer (same layer as the LM2662/2663) and as close to the device as possible.
Connecting the input capacitor through short, wide traces to both the V+ and GND pins reduces the inductive
voltage spikes that occur during switching which can corrupt the V+ line.
• Place COUT on the top layer (same layer as the LM2662/2663) and as close as possible to the OUT and GND
pin. The returns for both CIN and COUT should come together at one point, as close to the GND pin as
possible. Connecting COUT through short, wide traces reduce the series inductance on the OUT and GND
pins that can corrupt the VOUT and GND lines and cause excessive noise in the device and surrounding
circuitry.
• Place C1on the top layer (same layer as the LM2662/2663) and as close to the device as possible. Connect
the flying capacitor through short, wide traces to both the CAP+ and CAP– pins.
11.2 Layout Example
18 Submit Documentation Feedback Copyright © 1999–2014, Texas Instruments Incorporated
Product Folder Links: LM2662 LM2663
LM2662
,
LM2663
www.ti.com
SNVS002E –JANUARY 1999–REVISED OCTOBER 2014
12 Device and Documentation Support
12.1 Device Support
12.1.1 Third-Party Products Disclaimer
TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT
CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES
OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER
ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.
12.2 Related Links
Table 3 lists quick access links. Categories include technical documents, support and community resources,
tools and software, and quick access to sample or buy.
Table 3. Related Links
TECHNICAL TOOLS & SUPPORT &
PARTS PRODUCT FOLDER SAMPLE & BUY DOCUMENTS SOFTWARE COMMUNITY
LM2662 Click here Click here Click here Click here Click here
LM2663 Click here Click here Click here Click here Click here
12.3 Trademarks
All trademarks are the property of their respective owners.
12.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.5 Glossary
SLYZ022 —TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 1999–2014, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Links: LM2662 LM2663
PACKAGE OPTION ADDENDUM
www.ti.com 6-Feb-2020
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead/Ball Finish
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
LM2662M NRND SOIC D 8 95 TBD Call TI Call TI -40 to 85 LM26
62M
LM2662M/NOPB ACTIVE SOIC D 8 95 Green (RoHS
& no Sb/Br) SN Level-1-260C-UNLIM -40 to 85 LM26
62M
LM2662MX/NOPB ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) SN Level-1-260C-UNLIM -40 to 85 LM26
62M
LM2663M NRND SOIC D 8 95 TBD Call TI Call TI -40 to 85 LM26
63M
LM2663M/NOPB ACTIVE SOIC D 8 95 Green (RoHS
& no Sb/Br) SN Level-1-260C-UNLIM -40 to 85 LM26
63M
LM2663MX NRND SOIC D 8 2500 TBD Call TI Call TI -40 to 85 LM26
63M
LM2663MX/NOPB ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) SN Level-1-260C-UNLIM -40 to 85 LM26
63M
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
PACKAGE OPTION ADDENDUM
www.ti.com 6-Feb-2020
Addendum-Page 2
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
LM2662MX/NOPB SOIC D 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.0 Q1
LM2663MX SOIC D 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.0 Q1
LM2663MX/NOPB SOIC D 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 29-Sep-2019
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LM2662MX/NOPB SOIC D 8 2500 367.0 367.0 35.0
LM2663MX SOIC D 8 2500 367.0 367.0 35.0
LM2663MX/NOPB SOIC D 8 2500 367.0 367.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 29-Sep-2019
Pack Materials-Page 2
www.ti.com
PACKAGE OUTLINE
C
.228-.244 TYP
[5.80-6.19]
.069 MAX
[1.75]
6X .050
[1.27]
8X .012-.020
[0.31-0.51]
2X
.150
[3.81]
.005-.010 TYP
[0.13-0.25]
0 - 8 .004-.010
[0.11-0.25]
.010
[0.25]
.016-.050
[0.41-1.27]
4X (0 -15 )
A
.189-.197
[4.81-5.00]
NOTE 3
B .150-.157
[3.81-3.98]
NOTE 4
4X (0 -15 )
(.041)
[1.04]
SOIC - 1.75 mm max heightD0008A
SMALL OUTLINE INTEGRATED CIRCUIT
4214825/C 02/2019
NOTES:
1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
18
.010 [0.25] C A B
5
4
PIN 1 ID AREA
SEATING PLANE
.004 [0.1] C
SEE DETAIL A
DETAIL A
TYPICAL
SCALE 2.800
www.ti.com
EXAMPLE BOARD LAYOUT
.0028 MAX
[0.07]
ALL AROUND
.0028 MIN
[0.07]
ALL AROUND
(.213)
[5.4]
6X (.050 )
[1.27]
8X (.061 )
[1.55]
8X (.024)
[0.6]
(R.002 ) TYP
[0.05]
SOIC - 1.75 mm max heightD0008A
SMALL OUTLINE INTEGRATED CIRCUIT
4214825/C 02/2019
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
METAL SOLDER MASK
OPENING
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
EXPOSED
METAL
OPENING
SOLDER MASK METAL UNDER
SOLDER MASK
SOLDER MASK
DEFINED
EXPOSED
METAL
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X
SYMM
1
45
8
SEE
DETAILS
SYMM
www.ti.com
EXAMPLE STENCIL DESIGN
8X (.061 )
[1.55]
8X (.024)
[0.6]
6X (.050 )
[1.27] (.213)
[5.4]
(R.002 ) TYP
[0.05]
SOIC - 1.75 mm max heightD0008A
SMALL OUTLINE INTEGRATED CIRCUIT
4214825/C 02/2019
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X
SYMM
SYMM
1
45
8
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated
