n r de me Un elop v de t Rev.B2 for proof reading Description Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER About M32C/83 Group The M32C/83 group of single-chip microcomputers are built using a high-performance silicon gate CMOS process uses a M32C/80 Series CPU core and are packaged in a 144-pin and 100-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 16M bytes of address space, they are capable of executing instructions at high speed. They also feature a built-in multiplier and DMAC, making them ideal for controlling office, communications, industrial equipment, and other high-speed processing applications. Applications Audio, cameras, office equipment, communications equipment, portable equipment, etc. Index About M32C/83 Group .......................................... 1 Central Processing Unit (CPU) ........................... 20 Reset ................................................................... 24 SFR ..................................................................... 37 Software Reset ................................................... 48 Processor Mode .................................................. 48 Bus Settings ........................................................ 52 Bus Control ......................................................... 55 System Clock ...................................................... 65 Power Saving ...................................................... 76 Protection ............................................................ 81 Interrupt Outline .................................................. 83 ______ INT Interrupts ...................................................... 98 ______ NMI Interrupt ....................................................... 99 Key Input Interrupt .............................................. 99 Address Match Interrupt .................................... 100 Intelligent I/O and CAN Interrupt ....................... 101 Precautions for Interrupts .................................. 104 Watchdog Timer ................................................ 106 DMAC ............................................................... 109 DMAC II ............................................................ 121 Timer ................................................................. 129 Timer A .............................................................. 131 Timer B .............................................................. 147 Three-phase motor control timers' functions ..... 155 Serial I/O ........................................................... 168 CAN Module ...................................................... 198 Intelligent I/O ..................................................... 235 Base timer (group 0 to 3) .................................. 240 Time measurement (group 0 and 1) .................. 247 WG function (group 0 to 3) ................................ 252 Serial I/O (group 0 to 2) .................................... 264 A-D Converter ................................................... 281 D-A Converter ................................................... 296 CRC Calculation Circuit .................................... 298 X-Y Converter ................................................... 300 DRAM Controller ............................................... 303 Programmable I/O Ports ................................... 310 VDC .................................................................. 334 Usage Precaution ............................................. 335 Electrical characteristics ................................... 344 Outline Performance ......................................... 381 Flash Memory ................................................... 383 CPU Rewrite Mode ........................................... 384 Outline Performance of CPU Rewrite Mode ..... 384 Inhibit Rewriting Flash Memory Version ............ 397 Parallel I/O Mode .............................................. 399 Standard serial I/O mode .................................. 400 Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition. 1 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Performance Outline Table 1.1.1 and 1.1.2 are performance outline of M32C/83 group. Table 1.1.1. Performance outline of M32C/83 group (144-pin version) (1/2) Item CPU Performance Number of basic instructions 108 instructions Shortest instruction execution time 33 ns(f(XIN)=30MHz) Operation mode Single-chip, memory expansion and microprocessor modes Memory space 16 M bytes Memory capacity See ROM/RAM expansion figure. Peripheral function I/O port 123 pins (P0 to P15 except P85) Input port 1 pin (P85) Multifunction timer Output 16 bits x 5 (TA0, TA1, TA2, TA3, TA4) Input 16 bits x 6 (TB0, TB1, TB2, TB3, TB4, TB5) Intelligent I/O 4 groups Time measurement 8 channels (group 0) + 4 channels (group 1) Waveform generation 4 channels (group 0) + 8 channels X 3 (group 1, 2 and 3) Bit-modulation PWM 8 channels X 2 (group 2 and 3) Real time port 8 channels X 2 (group 2 and 3) Communication function * Clock synchronous serial I/O, UART (group 0 and 1) * HDLC data process (group 0 and 1) * Clock synchronous variable length serial I/O (group 2) * IE bus (Note 1) (group 2) Serial I/O 5 channels (UART0 to UART4) IE Bus (Note 1, 3), I2C Bus (Note 2, 3) CAN module 1 channel, 2.0B specification A-D converter 10-bit A-D x 2 circuits, standard 18 inputs, max 34 inputs D-A converter 8-bit D-A x 2 circuits DMAC 4 channels DMAC II Start by all variable vector interrupt factor Immediate transfer, operation transfer and chain transfer function DRAM controller CAS before RAS refresh, self-refresh, EDO, FP CRC calculation circuit CRC-CCITT X-Y converter 16 bits X 16 bits Watchdog timer 15 bits x 1 (with prescaler) Interrupt 42 internal and 8 external sources, 5 software sources, interrupt Clock generating circuit 3 built-in clock generation circuits priority level 7 levels * Main/sub-clock generating circuit :built-in feedback resistance, and external ceramic or quartz oscillator * Ring oscillator for detecting main clock oscillation stop 2 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Table 1.1.1. Performance outline of M32C/83 group (144-pin version) (2/2) Electric characteristics Supply voltage 4.2 to 5.5V (f(XIN)=30MHz without wait), 3.0 to 3.6V (f(X IN)=20MHz without wait) Power consumption 26mA (f(XIN)=20MHz without software wait,Vcc=5V) 38mA (f(XIN)=30MHz without software wait,Vcc=5V) I/O characteristics I/O withstand voltage :5V I/O current :5mA Operating ambient temperature -40 to 85oC Device configuration CMOS high performance silicon gate Package 144-pin plastic mold QFP Note 1 :IE Bus is a trademark of NEC corporation. Note 2 :I2C Bus is a registered trademark of Philips. Note 3 :This function is executed by using software and hardware. Table 1.1.2. Performance outline of M32C/83 group (100-pin version) (1/2) Item CPU Performance Number of basic instructions 108 instructions Shortest instruction execution time 33 ns (f(XIN)=30MHz) Operation mode Single-chip, memory expansion and microprocessor modes Memory space 16 M bytes Memory capacity See ROM/RAM expansion figure. Peripheral function I/O port 87 pins (P0 to P10 except P85) Input port 1 pin (P85) Multifunction timer Output 16 bits x 5 (TA0, TA1, TA2, TA3, TA4) Input 16 bits x 6 (TB0, TB1, TB2, TB3, TB4, TB5) Intelligent I/O 4 groups Time measurement 3 channels (group 0) + 2 channels (group 1) Waveform generation 2 channels X 2 (group 0 and 3) + 3 channels X 2 (group 1 and 2) Bit-modulation PWM 3 channels (group 2) + 2 channels (group 3) Real time port 3 channels (group 2) + 2 channels (group 3) Communication function * Clock synchronous serial I/O, UART (group 0 and 1) * HDLC data process (group 0 and 1) * Clock synchronous variable length serial I/O (group 2) * IE bus (Note 1) (group 2) Serial I/O 5 channels (UART0 to UART4) IE Bus (Note 1, 3), I2C Bus (Note 2, 3) CAN module 1 channel, 2.0B specification A-D converter 10 bits A-Dx 2 circuits, standard 10 inputs, max 26 inputs D-A converter 8 bits D-A x 2 circuits DMAC 4 channels DMAC II Start by all variable vector interrupt factor Immediate transfer, operation function and chain transfer function DRAM controller CAS before RAS refresh, self-refresh, EDO, FP CRC calculation circuit CRC-CCITT 3 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Table 1.1.2. Performance outline of M32C/83 group (100-pin version) (2/2) X-Y converter 16 bits X 16 bits Watchdog timer 15 bits x 1 (with prescaler) Interrupt 42 internal and 8 external sources, 5 software sources, interrupt priority level 7 levels Clock generating circuit 3 built-in clock generation circuits * Main/sub-clock generating circuit :built-in feedback resistance, and external ceramic or quartz oscillator * Ring oscillator for detecting main clock oscillation stop Electric characteristics Supply voltage 4.2 to 5.5V (f(XIN)=30MHz without wait), 3.0 to 3.6V (f(XIN)=20MHz without wait) Power consumption 26mA (f(XIN)=20MHz without software wait,Vcc=5V) 38mA (f(XIN)=30MHz without software wait,Vcc=5V) I/O characteristics I/O withstand voltage :5V I/O current :5mA Operating ambient temperature -40 to 85oC Device configuration CMOS high performance silicon gate Package 100-pin plastic mold QFP Note 1 :IE Bus is a trademark of NEC corporation. Note 2 :I2C Bus is a registered trademark of Philips. Note 3 :This function is executed by using software and hardware. Mitsubishi plans to release the following products in the M32C/83 group: (1) Support for mask ROM version and flash memory version (2) ROM capacity (3) Package 100P6S-A : Plastic molded QFP (mask ROM version and flash memory version) 100P6Q-A : Plastic molded QFP (mask ROM version and flash memory version) 144P6Q-A : Plastic molded QFP (mask ROM version and flash memory version) RAM size (byte) M30835FJGP M30835MJGP M30833FJGP M30833MJGP M30833FJFP M30833MJFP 31K 20K 10K 128K Figure 1.1.1. ROM expansion 4 192K 256K 512K ROM size (byte) n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description The M32C/83 group products currently supported are listed in Table 1.1.3. Table 1.1.3. M32C/83 group Type No As of Nov. 2001 ROM capacity RAM capacity Package type M30835MJGP *** 144P6Q-A M30833MJGP *** 100P6Q-A M30833MJFP *** M30835FJGP ** 144P6Q-A M30833FJGP ** 100P6Q-A M30833FJFP ** 100P6S-A ** :Under development *** :Under planning Type No. 512K 31K Remarks Mask ROM version 100P6S-A Flash memory version M 3 0 8 3 5 F J - (X X X ) G P Package type: FP : Package GP : Package ROM capacity: J : 512K bytes 100P6S-A 100P6Q-A, 144P6Q-A Memory type: M : Mask ROM version F : Flash memory version Shows RAM capacity, pin count, etc (The value itself has no specific meaning) M32C/83 Group M16C Family Figure 1.1.2. Type No., memory size, and package 5 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Pin Configuration and Pin Description 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 109 72 110 71 111 70 112 69 113 68 114 67 115 66 116 65 117 64 118 63 119 62 120 61 121 60 122 59 123 58 124 57 125 56 M32C/83 (144P6Q-A) 126 127 55 54 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 SRxD4 / SDA4 / TxD4 / ANEX1 / P96 CLK4 / ANEX0 / P95 SS4 / RTS4 / CTS4 / TB4IN / DA1 / P94 SS3 / RTS3 / CTS3 / TB3IN / DA0 / P93 IEOUT / OUTC20 / SRxD3 / SDA3 / TxD3 / TB2IN / P92 IEIN / STxD3 / SCL3 / RxD3 / TB1IN / P91 CLK3 / TB0IN / P90 P146 P145 P144 OUTC17 / INPC17 / P143 OUTC16 / INPC16 / P142 OUTC15 / P141 OUTC14 / P140 BYTE CNVss VCONT / XCIN / P87 XCOUT / P86 RESET XOUT Vss XIN Vcc NMI / P85 INT2 / P84 CANIN / INT1 / P83 CANOUT / OUTC32 / INT0 / P82 OUTC30 / U / TA4IN / P81 BE0IN / ISRxD0 / INPC02 / U / TA4OUT / P80 CANIN / ISCLK0 / OUTC01 / INPC01 / TA3IN / P77 CANOUT / BE0OUT / ISTxD0 / OUTC00 / INPC00 / TA3OUT / P76 BE1IN / ISRxD1 / OUTC12 / INPC12 / W / TA2IN / P75 ISCLK1 / OUTC11 / INPC11 / W / TA2OUT / P74 BE1OUT / ISTxD1 / OUTC10 / SS2 / RTS2 / CTS2 / V / TA1IN / P73 CLK2 / V / TA1OUT / P72 IEIN / ISRxD2 / OUTC22 / STxD2 / SCL2 / RxD2 / TA0IN / TB5IN / P71 19 37 18 38 144 17 39 143 16 40 142 15 41 141 14 42 140 13 43 139 12 44 138 11 45 137 10 46 136 9 47 135 8 48 134 7 49 133 6 50 132 5 51 131 4 52 130 3 53 129 2 128 1 D8 / P10 AN07 / D7 / P07 AN06 / D6 / P06 AN05 / D5 / P05 AN04 / D4 / P04 P114 OUTC13 / P113 BE1IN / ISRxD1 / OUTC12 / INPC12 / P112 ISCLK1 / OUTC11 / INPC11 / P111 BE1OUT / ISTxD1 / OUTC10 / P110 AN03 / D3 / P03 AN02 / D2 / P02 AN01 / D1 / P01 AN00 / D0 / P00 INPC07 / AN157 / P157 INPC06 / AN156 / P156 OUTC05 / INPC05 / AN155 / P155 OUTC04 / INPC04 / AN154 / P154 INPC03 / AN153 / P153 BE0IN / ISRxD0 / INPC02 / AN152 / P152 ISCLK0 / OUTC01 / INPC01 / AN151 / P151 Vss BE0OUT / ISTxD0 / OUTC00 / INPC00 / AN150 / P150 Vcc KI3 / AN7 / P107 KI2 / AN6 / P106 KI1 / AN5 / P105 KI0 / AN4 / P104 AN3 / P103 AN2 / P102 AN1 / P101 AVss AN0 / P100 VREF AVcc STxD4 / SCL4 / RxD4 / ADTRG / P97 107 108 P11 / D9 P12 / D10 P13 / D11 P14 / D12 P15 / D13 / INT3 P16 / D14 / INT4 P17 / D15 / INT5 P20 / A0 ( / D0 ) / AN20 P21 / A1 ( / D1 ) / AN21 P22 / A2 ( / D2 ) / AN22 P23 / A3 ( / D3 ) / AN23 P24 / A4 ( / D4 ) / AN24 P25 / A5 ( / D5 ) / AN25 P26 / A6 ( / D6 ) / AN26 P27 / A7 ( / D7 ) / AN27 Vss P30 / A8 ( MA0 ) ( / D8 ) Vcc P120 / OUTC30 P121 / OUTC31 P122 / OUTC32 P123 / OUTC33 P124 / OUTC34 P31 / A9 ( MA1 ) ( / D9 ) P32 / A10 ( MA2 ) ( / D10 ) P33 / A11 ( MA3 ) ( / D11 ) P34 / A12 ( MA4 ) ( / D12 ) P35 / A13 ( MA5 ) ( / D13 ) P36 / A14 ( MA6 ) ( / D14 ) P37 / A15 ( MA7 ) ( / D15 ) P40 / A16 ( MA8 ) P41 / A17 ( MA9 ) Vss P42 / A18 ( MA10 ) Vcc P43 / A19 ( MA11 ) Figure 1.1.3 to 1.1.5 show the pin configurations (top view), Table 1.1.3 list pin names, and Table 1.1.4 list pin description. Note: P70 and P71 are N-channel open drain output. Figure 1.1.3. 144-pin version pin configuration (top view) 6 P44 / CS3 / A20 (MA12) P45 / CS2 / A21 P46 / CS1 / A22 P47 / CS0 / A23 P125 / OUTC35 P126 / OUTC36 P127 / OUTC37 P50 / WRL / WR / CASL P51 / WRH / BHE / CASH P52 / RD / DW P53 / CLKOUT / BCLK / ALE P130 / OUTC24 P131 / OUTC25 Vcc P132 / OUTC26 Vss P133 / OUTC23 P54 / HLDA / ALE P55 / HOLD P56 / ALE / RAS P57 / RDY P134 / OUTC20 / ISTxD2 / IEOUT P135 / OUTC22 / ISRxD2 / IEIN P136 / OUTC21 / ISCLK2 P137 / OUTC27 P60 / CTS0 / RTS0 / SS0 P61 / CLK0 P62 / RxD0 / SCL0 / STxD0 P63 / TxD0 / SDA0 / SRxD0 P64 / CTS1 / RTS1 / SS1 / OUTC21 / ISCLK2 P65 / CLK1 Vss P66 / RxD1 / SCL1 / STxD1 Vcc P67 / TxD1 / SDA1 / SRxD1 P70 / TA0OUT / TxD2 / SDA2 / SRxD2 / OUTC20 / ISTxD2 / IEOUT n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Table 1.1.4. 144-pin version pin description (1/3) Pin No Control Port 1 P96 2 P95 P94 3 4 Interrupt Timer P93 TB4IN TB3IN 7 P92 P91 P90 TB2IN TB1IN TB0IN 8 P146 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 P145 5 6 UART/CAN Intelligent I/O Analog TxD4/SDA4/SRxD4 CLK4 ANEX1 CTS4/RTS4/SS4 DA1 DA0 CTS3/RTS3/SS3 TxD3/SDA3/SRxD3 RxD3/SCL3/STxD3 Bus control ANEX0 OUTC20/IEOUT IEIN CLK3 P144 P143 P142 P141 INPC17/OUTC17 INPC16/OUTC16 OUTC15 P140 OUTC14 BYTE CNVSS XCIN/VCONT P87 XCOUT RESET XOUT VSS XIN VCC P86 P85 P84 P83 P82 P81 P80 P77 P76 P75 NMI INT2 INT1 INT0 CANIN CANOUT P74 P73 P72 TA4IN/U TA4OUT/U TA3IN TA3OUT TA2IN/W TA2OUT/W TA1IN/V TA1OUT/V P71 P70 TB5IN/TA0IN TA0OUT CANIN CANOUT P67 CTS2/RTS2/SS2 CLK2 RxD2/SCL2/STxD2 TxD2/SDA2/SRxD2 TxD1/SDA1/SRxD1 P66 RxD1/SCL1/STxD1 P65 P64 P63 P62 P61 P60 P137 CLK1 CTS1/RTS1/SS1 TxD0/SDA0/SRxD0 RxD0/SCL0/STxD0 CLK0 CTS0/RTS0/SS0 OUTC32 OUTC30 INPC02/ISRxD0/BE0IN INPC01/OUTC01/ISCLK0 INPC00/OUTC00/ISTxD0/BE0OUT INPC12/OUTC12/ISRxD1/BE1IN INPC11/OUTC11/ISCLK1 OUTC10/ISTxD1/BE1OUT OUTC22/ISRxD2/IEIN OUTC20/ISTxD2/IEOUT VCC VSS OUTC21/ISCLK2 OUTC27 7 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Table 1.1.5. 144-pin version pin description (2/3) Pin No Control 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 8 Port Interrupt Timer UART/CAN Intelligent I/O P136 P135 P134 P57 P56 P55 P54 OUTC21/ISCLK2 OUTC22/ISRxD2/IEIN P133 OUTC23 P132 OUTC26 P131 P130 P53 P52 P51 P50 P127 P126 P125 P47 P46 P45 P44 P43 OUTC25 OUTC24 Analog Bus control OUTC20/ISTxD2/IEOUT RDY ALE/RAS HOLD HLDA/ALE VSS VCC CLKOUT/BCLK/ALE RD/DW WRH/BHE/CASH WRL/WR/CASL OUTC37 OUTC36 OUTC35 CS0/A23 CS1/A22 CS2/A21 CS3/A20(MA12) A19(MA11) VCC P42 A18(MA10) P41 P40 P37 P36 P35 P34 P33 P32 P31 P124 P123 P122 P121 P120 A17(MA9) A16(MA8) A15(MA7)(/D15) A14(MA6)(/D14) A13(MA5)(/D13) A12(MA4)(/D12) A11(MA3)(/D11) A10(MA2)(/D10) A9(MA1)(/D9) VSS OUTC34 OUTC33 OUTC32 OUTC31 OUTC30 VCC P30 A8(MA0)(/D8) VSS P27 P26 P25 AN37 AN36 AN35 A7(/D7) A6(/D6) A5(/D5) n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Table 1.1.6. 144-pin version pin description (3/3) Pin No Control 97 Port Interrupt Timer UART/CAN Intelligent I/O Analog Bus control P24 P23 AN24 A4(/D4) AN23 A3(/D3) 99 100 P22 AN22 A2(/D2) P21 AN21 A1(/D1) 101 AN20 A0(/D0) 102 P20 P17 INT5 D15 103 P16 INT4 D14 104 P15 P14 INT3 D13 D12 98 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 P13 P12 P11 P10 P07 AN07 D11 D10 D9 D8 D7 P06 P05 AN06 AN05 D6 D5 P04 P114 P113 P112 P111 P110 P03 P02 P01 P00 P157 P156 P155 P154 P153 AN04 D4 D3 D2 D1 D0 INPC07 INPC06 INPC05/OUTC05 INPC04/OUTC04 INPC03 AN03 AN02 AN01 AN00 AN157 AN156 AN155 AN154 AN153 P152 INPC02/ISRxD0/BE0IN AN152 P151 INPC01/OUTC01/ISCLK0 AN151 P150 INPC00/OUTC00/ISTxD0/BE0OUT AN150 OUTC13 INPC12/OUTC12/ISRxD1/BE1IN INPC11/OUTC11/ISCLK1 OUTC10/ISTxD1/BE1OUT VSS VCC P107 P106 P105 KI3 P104 P103 KI0 AN7 AN6 AN5 KI2 KI1 AN4 AN3 P102 P101 AN2 AN1 P100 AN0 AVSS VREF AVCC P97 RxD4/SCL4/STxD4 ADTRG 9 10 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 SS4 / RTS4 / CTS4 / TB4IN / DA1 / P94 SS3 / RTS3 / CTS3 / TB3IN / DA0 / P93 IEOUT / OUTC20 / SRxD3 / SDA3 / TxD3 / TB2IN / P92 IEIN / STxD3 / SCL3 / RxD3 / TB1IN / P91 CLK3 / TB0IN / P90 BYTE CNVss VCONT / XCIN / P87 XCOUT / P86 RESET XOUT Vss XIN Vcc NMI / P85 INT2 / P84 CANIN / INT1 / P83 CANOUT / OUTC32 / INT0 / P82 OUTC30 / U / TA4IN / P81 BE0IN / ISRxD0 /INPC02 / U / TA4OUT / P80 CANIN / ISCLK0 / OUTC01 / INPC01 / TA3IN / P77 CANOUT / BE0OUT / ISTxD0 / OUTC00 / INPC00 / TA3OUT / P76 BE1IN / ISRxD1 / OUTC12 / INPC12 / W / TA2IN / P75 ISCLK1 / OUTC11 / INPC11 / W / TA2OUT / P74 BE1OUT / ISTxD1 / OUTC10 / SS2 / RTS2 / CTS2 / V / TA1IN / P73 CLK2 / V / TA1OUT / P72 IEIN / ISRxD2 / OUTC22 / STxD2 / SCL2 / RxD2 / TA0IN / TB5IN / P71 IEOUT / ISTxD2 / OUTC20 / SRxD2 / SDA2 / TxD2 / TA0OUT / P70 Note: P70 and P71 are N-channel open drain output. 1 STxD4 / SCL4 / CLK4 / ANEX0 / P95 P27 / A7 ( / D7 ) / AN27 Vss 65 64 Figure 1.1.4. 100-pin version pin configuration (top view) P42 / A18 ( MA10 ) P43 / A19 ( MA11 ) 52 51 55 P40 / A16 ( MA8 ) P37 / A15 ( MA7 ) ( / D15 ) 56 P41 / A17 ( MA9 ) P36 / A14 ( MA6 ) ( / D14 ) 57 53 P35 / A13 ( MA5 ) ( / D13 ) 58 Description 54 P33 / A11 ( MA3 ) ( / D11 ) P34 / A12 ( MA4 ) ( / D12 ) 59 P32 / A10 ( MA2 ) ( / D10 ) P26 / A6 ( / D6 ) / AN26 66 P31 / A9 ( MA1 ) ( / D9 ) P25 / A5 ( / D5 ) / AN25 67 60 P24 / A4 ( / D4 ) / AN24 68 61 P23 / A3 ( / D3 ) / AN23 69 P30 / A8 ( MA0 ) ( / D8 ) P22 / A2 ( / D2 ) / AN22 70 Vcc P21 / A1 ( / D1 ) / AN21 71 62 P20 / A0 ( / D0 ) / AN20 72 63 P17 / D15 / INT5 73 P14 / D12 76 P15 / D13 / INT3 P13 / D11 77 P16 / D14 / INT4 P12 / D10 78 74 P11 / D9 79 75 P10 / D8 80 t SRxD4 / SDA4 / TxD4 / ANEX1 / P96 n r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER M32C/83 group D7 / AN07 / P07 81 50 D6 / AN06 / P06 82 49 P45 / CS2 / A21 D5 / AN05 / P05 83 48 P46 / CS1 / A22 D4 / AN04 / P04 84 47 P47 / CS0 / A23 D3 / AN03 / P03 85 46 P50 / WRL / WR / CASL D2 / AN02 / P02 86 45 P51 / WRH / BHE / CASH D1 / AN01 / P01 87 44 P52 / RD / DW D0 / AN00 / P00 88 43 P53 / CLKOUT / BCLK / ALE KI3 / AN7 / P107 89 42 P54 / HLDA / ALE KI2 / AN6 / P106 90 41 P55 / HOLD KI1 / AN5 / P105 91 40 P56 / ALE / RAS KI0 / AN4 / P104 92 39 P57 / RDY AN3 / P103 93 38 P60 / CTS0 / RTS0 / SS0 AN2 / P102 94 37 P61 / CLK0 AN1 / P101 95 36 P62 / RxD0 / SCL0 / STxD0 AVss 96 35 P63 / TxD0 / SDA0 / SRxD0 AN0 / P100 97 34 P64 / CTS1 / RTS1 / SS1 / OUTC21 / ISCLK2 VREF 98 33 P65 / CLK1 AVcc 99 32 P66 / RxD1 / SCL1 / STxD1 RxD4 / ADTRG / P97 100 31 P67 / TxD1 / SDA1 / SRxD1 M32C/83 (100P6S-A) P44 / CS3 / A20 (MA12) n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER P33 / A11 ( MA3 ) ( / D11 ) P34 / A12 ( MA4 ) ( / D12 ) P35 / A13 ( MA5 ) ( / D13 ) P36 / A14 ( MA6 ) ( / D14 ) P37 / A15 ( MA7 ) ( / D15 ) P40 / A16 ( MA8 ) P41 / A17 ( MA9 ) 55 54 53 52 51 Vss 62 56 P27 / A7 ( / D7 ) / AN27 63 P32 / A10 ( MA2 ) ( / D10 ) P26 / A6 ( / D6 ) / AN26 64 57 P25 / A5 ( / D5 ) / AN25 65 P31 / A9 ( MA1 ) ( / D9 ) P24 / A4 ( / D4 ) / AN24 66 58 P23 / A3 ( / D3 ) / AN23 67 59 P22 / A2 ( / D2 ) / AN22 68 P30 / A8 ( MA0 ) ( / D8 ) P21 / A1 ( / D1 ) / AN21 69 Vcc P20 / A0 ( / D0 ) / AN20 70 60 P17 / D15 / INT5 71 61 P15 / D13 / INT3 P16 / D14 / INT4 72 P14 / D12 74 73 P13 / D11 75 Description D10 / P12 76 50 P42 / A18 ( MA10 ) D9 / P11 77 49 P43 / A19 ( MA11 ) D8 / P10 78 48 P44 / CS3 / A20 (MA12) D7 / AN07 / P07 79 47 P45 / CS2 / A21 D6 / AN06 / P06 80 46 P46 / CS1 / A22 D5 / AN05 / P05 81 45 P47 / CS0 / A23 D4 / AN04 / P04 82 44 P50 / WRL / WR / CASL D3 / AN03 / P03 83 43 P51 / WRH / BHE / CASH D2 / AN02 / P02 84 42 P52 / RD / DW D1 / AN01 / P01 85 41 P53 / CLKOUT / BCLK / ALE D0 / AN00 / P00 86 40 P54 / HLDA / ALE KI3 / AN37 / P107 87 39 P55 / HOLD KI2 / AN36 / P106 88 38 P56 / ALE / RAS KI1 / AN35 / P105 89 37 P57 / RDY KI0 / AN34 / P104 90 36 P60 / CTS0 / RTS0 / SS0 AN33 / P103 91 35 P61 / CLK0 AN32 / P102 92 34 P62 / RxD0 / SCL0 / STxD0 AN31 / P101 93 33 P63 / TxD0 / SDA0 / SRxD0 AVss 94 32 P64 / CTS1 / RTS1 / SS1 / OUTC21 / ISCLK2 AN30 / P100 95 31 P65 / CLK1 VREF 96 30 P66 / RxD1 / SCL1 / STxD1 AVcc 97 29 P67 / TxD1 / SDA1 / SRxD1 STxD4 / SCL4 / RxD4 / ADTRG / P97 98 28 SRxD4 / SDA4 / TxD4 / ANEX1 / P96 99 27 CLK4 / ANEX0 / P95 100 26 11 12 13 14 15 16 17 18 19 20 XOUT Vss XIN Vcc NMI / P85 INT2 / P84 CANIN / INT1 / P83 CANOUT / OUTC32 / INT0 / P82 OUTC30 / U / TA4IN / P81 BE0IN / ISRxD0 /INPC02 / U / TA4OUT / P80 25 10 RESET BE1OUT / ISTxD1 / OUTC10 / SS2 / RTS2 / CTS2 / V / TA1IN / P73 9 XCOUT / P86 24 8 VCONT / XCIN / P87 ISCLK1 / OUTC11 / INPC11 / W / TA2OUT / P74 7 CNVss 23 6 BYTE BE1IN / ISRxD1 / OUTC12 / INPC12 / W / TA2IN / P75 5 CLK3 / TB0IN / P90 22 4 IEIN / STxD3 / SCL3 / RxD3 / TB1IN / P91 21 3 IEOUT / OUTC20 / SRxD3 / SDA3 / TxD3 / TB2IN / P92 CANIN / ISCLK0 / OUTC01 / INPC01 / TA3IN / P77 2 SS3 / RTS3 / CTS3 / TB3IN / DA0 / P93 Note: P70 and P71 are N-channel open drain output. CANOUT / BE0OUT / ISTxD0 / OUTC00 / INPC00 / TA3OUT / P76 1 SS4 / RTS4 / CTS4 / TB4IN / DA1 / P94 M32C/83 (100P6Q-A) / ISTxD2 / IEOUT P70 / TA0OUT / TxD2 / SDA2 / SRxD2 / OUTC20 P71 / TA0IN / TB5IN / RxD2 / SCL2 / STxD2 / OUTC22 / ISRxD2 / IEIN P72 / TA1OUT / V / CLK2 Figure 1.1.5. 100-pin version pin configuration (top view) 11 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Table 1.1.7. 100-pin version pin description (1/2) Package Pin No Control Port Interrupt Timer UART/CAN Intelligent I/O Analog Bus control FP GP 1 99 P96 2 3 100 1 P95 P94 TB4IN TB3IN 4 2 P93 TB2IN CTS4/RTS4/SS4 CTS3/RTS3/SS3 5 3 P92 TB1IN TxD3/SDA3/SRxD3 6 7 4 5 P91 TB0IN RxD3/SCL3/STxD3 8 6 BYTE 7 CNVSS 9 10 11 12 ANEX1 CLK4 ANEX0 DA1 8 XCIN/VCONT P87 P86 9 XCOUT 10 RESET 16 17 18 19 15 16 17 P85 20 18 P82 21 22 23 19 20 21 P81 TA4IN/U TA4OUT/U P80 TA3IN P77 TA3OUT CANIN 24 25 22 23 P76 TA2IN/W TA2OUT/W CANOUT 26 27 24 25 P74 P73 TA1IN/V TA1OUT/V 28 29 26 27 P72 TB5IN/TA0IN P71 TA0OUT 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 28 29 P70 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 P66 14 15 DA0 OUTC20/IEOUT IEIN CLK3 11 XOUT 12 VSS 13 XIN 14 VCC 13 12 P90 TxD4/SDA4/SRxD4 P84 P83 P75 P67 P65 P64 P63 P62 P61 P60 P57 P56 P55 P54 NMI INT2 INT1 INT0 CANIN CANOUT CTS2/RTS2/SS2 CLK2 RxD2/SCL2/STxD2 TxD2/SDA2/SRxD2 OUTC32 OUTC30 INPC02/ISRxD0/BE0IN INPC01/OUTC01/ISCLK0 INPC00/OUTC00/ISTxD0/BE0OUT INPC12/OUTC12/ISRxD1/BE1IN INPC11/OUTC11/ISCLK1 OUTC10/ISTxD1/BE1OUT OUTC22/ISRxD2/IEIN OUTC20/ISTxD2/IEOUT TxD1/SDA1/SRxD1 RxD1/SCL1/STxD1 CLK1 CTS1/RTS1/SS1 TxD0/SDA0/SRxD0 RxD0/SCL0/STxD0 CLK0 CTS0/RTS0/SS0 OUTC21/ISCLK2 RDY ALE/RAS HOLD HLDA/ALE P53 P52 CLKOUT/BCLK/ALE P51 WRH/BHE/CASH P50 P47 WRL/WR/CASL CS0/A23 P46 CS1/A22 P45 CS2/A21 P44 CS3/A20(MA12) RD/DW n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Table 1.1.8. 100-pin version pin description (2/2) Package pin No Control Port Interrupt Timer UART/CAN Intelligent I/O Analog Bus control FP GP 51 52 53 49 50 51 54 55 56 57 58 59 60 61 52 53 54 55 56 57 58 59 62 63 64 65 66 60 61 62 63 64 67 65 68 69 70 71 72 66 67 68 69 70 73 74 71 72 75 76 77 78 73 74 75 76 79 80 81 77 78 79 82 83 84 85 86 87 80 81 82 83 84 85 88 89 90 91 86 87 88 89 92 93 94 95 96 97 98 90 91 92 93 94 95 96 99 100 97 98 P43 A19(MA11) P42 P41 P40 A18(MA10) A17(MA9) A16(MA8) A15(MA7)(/D15) P37 P36 P35 A14(MA6)(/D14) A13(MA5)(/D13) A12(MA4)(/D12) P34 P33 P32 P31 A11(MA3)(/D11) A10(MA2)(/D10) A9(MA1)(/D9) P30 A8(MA0)(/D8) VCC VSS P27 P26 P25 P24 AN27 AN26 AN25 AN24 P23 P22 P21 AN23 AN22 AN21 P20 P17 P16 P15 P14 AN20 INT5 INT4 INT3 A7(/D7) A6(/D6) A5(/D5) A4(/D4) A3(/D3) A2(/D2) A1(/D1) A0(/D0) D15 D14 D13 D12 P13 P12 P11 D11 D10 D9 P10 P07 AN07 D8 D7 P06 AN06 D6 P05 P04 P03 P02 AN05 AN04 AN03 AN02 D5 D4 D3 D2 P01 P00 P107 AN01 AN00 AN7 D1 D0 P106 P105 P104 P103 KI3 KI2 KI1 KI0 AN6 AN5 AN4 AN3 P102 AN2 P101 AN1 P100 AN0 AVSS VREF AVCC P97 RxD4/SCL4/STxD4 ADTRG 13 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Table 1.1.9. Pin description (1/4) Port P0 P1 P2 P3 P4 14 Function Pin name I/O type Description Power supply input VCC VSS I I 4.2 to 5.5 V or 3.0V to 3.6V. 0 V. CPU mode switch CNVSS I Connect it to VSS : Single-chip or memory expansion mode Connect it to VCC : Microprocessor mode External data bus width select input BYTE I Selects the width of the data bus for external memory. Connect it to VSS : A 16-bit width Connect it to VCC : An 8-bit width Reset input RESET I A "L" on this input resets the microcomputer. Clock input XIN I Clock output XOUT O These pins are provided for the main clock generating circuit. Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open. Analog power supply input AVCC AVSS I I Connect this pin to VCC. Connect this pin to VSS. Reference voltage input VREF I This pin is a reference voltage input for the A-D converter. I/O port P00 to P07 I/O An 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually. The user can specify in units of four bits via software whether or not they are tied to a pull-up resistor. Data bus D0 to D7 I/O When set as a separate bus, these pins input and output 8 low-order data bits. Analog input port AN00 to AN07 I P00 to P07 are analog input ports for the A-D converter. I/O port P10 to P17 External interrupt input port INT3 to INT5 Data bus D8 to D15 I/O When set as a separate bus, these pins input and output 8 high-order data bits. I/O port P20 to P27 I/O This is an 8-bit I/O port equivalent to P0. Address bus A0 to A7 O These pins output 8 low-order address bits. Address bus/data bus A0/D0 to A7/D7 I/O If a multiplexed bus is set, these pins input and output data and output 8 low-order address bits separated in time by multiplexing. Analog input port AN20 to AN27 I/O port P30 to P37 I/O This is an 8-bit I/O port equivalent to P0. Address bus A8 to A15 O These pins output 8 middle-order address bits. Address bus/data bus A8/D8 to A15/D15 I/O If the external bus is set as a 16-bit wide multiplexed bus, these pins output 8 middle-order address bits, and input and output 8 middle-order data separated in time by multiplexing. Address bus MA0 to MA7 O If accessing to DRAM area, these pins output row address and column address separated in time by multiplexing. I/O port P40 to P47 I/O This is an 8-bit I/O port equivalent to P0. Address bus A16 to A22 A23 O These pins output 8 high-order address bits. Highest address bit (A23) outputs inversely. Chip select CS0 to CS3 O P40 to P47 are chip select output pins to specify access area. Address bus MA8 to MA12 O If accessing to DRAM area, these pins output row address and column address separated in time by multiplexing. I/O I I This is an 8-bit I/O port equivalent to P0. P15 to P17 function as external interrupt pins. P20 to P27 are analog input ports for the A-D converter. n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Table 1.1.10. Pin description (2/4) Function Port P5 P6 P7 Pin name I/O type Description I/O port P50 to P57 I/O This is an 8-bit I/O port equivalent to P0. Clock output CLKOUT I/O P53 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN. Bus control WRL / WR, WRH / BHE, RD O O O BCLK, HOLD, O I HLDA ALE, RDY O O I Output WRL, WRH and RD, or WR, BHE and RD bus control signals. WRL, WRH, and RD selected In 16-bit data bus, data is written to even addresses when the WRL signal is "L". Data is written to odd addresses when the WRH signal is "L". Data is read when RD is "L". WR, BHE, and RD selected Data is written when WR is "L". Data is read when RD is "L". Odd addresses are accessed when BHE is "L". Even addresses are accessed when BHE is "H". Use WR, BHE, and RD when all external memory is an 8-bit data bus. Output operation clock for CPU. While the input level at the HOLD pin is "L", the microcomputer is placed in the hold state. While in the hold state, HLDA outputs a "L" level. ALE is used to latch the address. While the input level of the RDY pin is "L", the microcomputer is in the ready state. Bus control for DRAM DW, CASL, CASH, RAS O O O O When DW signal is "L", write to DRAM. Timing signal when latching to line address of even address. Timing signal when latching to line address of odd address. Timing signal when latching to row address. I/O port P60 to P67 I/O This is an 8-bit I/O port equivalent to P0. UART port I/O P60 to P63 are I/O ports for UART0. P64 to P67 are I/O ports for UART1. Intelligent I/O port CTS/RTS/SS CLK RxD/SCL/STxD TxD/SDA/SRxD OUTC/ISCLK I/O ISCLK is a clock I/O port for intelligent I/O communication. OUTC is an output port for waveform generation function. I/O port P70 to P77 I/O This is an 8-bit I/O port equivalent to P0. However, P70 and P71 are N-channel open drain outputs. Timer A port O I I P70 to P77 are I/O ports for timers A0-A3. Timer B port TAOUT TAIN TBIN Three phase motor control output port V, V W, W O P72 and P73 are V phase outputs. P74 and P75 are W phase outputs. UART port CTS/RTS/SS CLK RxD/SCL/STxD TxD/SDA/SRxD INPC/OUTC ISCLK/ISTxD/ ISRxD IEOUT/IEIN BEOUT/BEIN I/O P70 to P73 are I/O ports for UART2. I/O CAN O I INPC is an input port for time measurement function. OUTC is an output port for waveform generation function. ISCLK is a clock I/O port for intelligent I/O communication. ISTxD/IEOUT/BEOUT is transmit data output port for intelligent I/O communication. ISRxD/IEIN/BEIN is receive data input port for intelligent I/O communication. P76 and P77 are I/O ports for CAN communication function. Intelligent I/O port CANOUT CANIN P71 is an input port for timer B5. 15 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Table 1.1.11. Pin description (3/4) Port Function Pin name I/O type Description P8 I/O port P80-P84, P86, P87 I/O Sub clock input XCIN I Sub clock output XCOUT O This is a 7-bit I/O port equivalent to P0. P86 and P87 function as I/O ports for the sub clock generating circuit by software. Connect a crystal between the XCIN and the XCOUT pins. When using PLL frequency synthesizer, connect P87 to a low-pass filter. To stabilize PLL frequency, connect P86 to Vss. Low-pass filter connect VCOUT pin for PLL frequency synthesizer Timer A port TA4OUT TA4IN P9 O O I P80 to P81 are I/O ports for timer A4. Three phase motor control output port U, U O P80 and P81 are U phase output ports. External interrupt input port INT0 to INT2 I P82 to P84 are external interrupt input ports. Intelligent I/O port INPC/ISRxD/BEIN I Input port P85/NMI I INPC is an input port for time measurement function. ISRxD/BEIN is receive data input port for intelligent I/O communication. Input port and input ports for NMI interrupt. I/O port P90 to P97 Timer B port TB0IN to TB4IN I UART port CTS/RTS/SS CLK RxD/SCL/STxD TxD/SDA/SRxD I/O I/O I/O I/O P90 to P93 are I/O ports for UART3. P94 to P97 are I/O ports for UART4. D-A output port DA0, DA1 O P93 and P94 are D-A output ports. A-D related port ANEX1, ANEX2 ADTRG OUTC/IEOUT I I P95 to P96 are expanded input port for A-D converter. P97 is A-D trigger input port. OUTC is an output port for waveform generation function. IEOUT is transmit data output port for intelligent I/O communication. IEIN is receive data input port for intelligent I/O communication. Intelligent I/O port IEIN I/O I/O I This is an 8-bit I/O port equivalent to P0. P90 to P94 are input port for timer B4. The protect register prevents a false write to P9 direction register and function select register A3. P10 I/O port 16 P100 to P107 I/O This is an 8-bit I/O port equivalent to P0. Key input interrupt port KI0 to KI3 I P104 to P107 are key input interrupt ports. Analog input port I P100 to P107 are analog input ports for A-D convertor. AN0 to AN7 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Table 1.1.12. Pin description (4/4) Port Function P11 I/O port Intelligent I/O port (Note) P12 I/O port Intelligent I/O port (Note) P13 I/O port Intelligent I/O port (Note) P14 I/O port Intelligent I/O port (Note) P15 I/O port Intelligent I/O port (Note) Analog input port Pin name I/O type Description I/O This is an 5-bit I/O port equivalent to P0. INPC/OUTC ISCLK ISTxD/ISRxD BEOUT/BEIN I/O I/O I/O INPC is an input port for time measurement function. OUTC is an output port for waveform generation function. ISCLK is a clock I/O port for intelligent I/O communication. ISTxD/BEOUT is transmit data output port for intelligent I/O communication. ISRxD/BEIN is receive data input port for intelligent I/O communication. P110 to P114 P120 to P127 I/O This is an 8-bit I/O port equivalent to P0. OUTC O OUTC is an output port for waveform generation function. P130 to P137 I/O This is an 8-bit I/O port equivalent to P0. OUTC ISCLK/ISTxD/ ISRxD IEOUT/IEIN I/O I/O I/O I/O OUTC is an output port for waveform generation function. ISCLK is a clock I/O port for intelligent I/O communication. ISTxD/IEOUT is transmit data output port for intelligent I/O communication. ISRxD/IEIN is receive data input port for intelligent I/O communication. P140 to P146 I/O This is a 7-bit I/O port equivalent to P0. INPC/OUTC I/O INPC is an input port for time measurement function. OUTC is an output port for waveform generation function. P150 to P157 I/O This is an 8-bit I/O port equivalent to P0. INPC/OUTC ISCLK/ISTxD/ ISRxD BEOUT/BEIN I/O I/O INPC is an input port for time measurement function. OUTC is an output port for waveform generation function. ISCLK is a clock I/O port for intelligent I/O communication. ISTxD/BEOUT is transmit data output port for intelligent I/O communication. ISRxD/BEIN is receive data input port for intelligent I/O communication. AN150 to AN157 I/O I P150 to P157 are analog input ports for A-D convertor. Note :Port P11 to P15 exist in 144-pin version. 17 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Block Diagram The M32C/83 group includes the following devices in a single-chip. ROM and RAM for code instructions and data, storage, CPU for executing operation and peripheral functions such as timer, serial I/O, D-A converter, DMAC, CRC operation circuit, A-D converter, DRAM controller, intelligent I/O and I/O ports. Figure 1.1.6 is a block diagram of the M32C/83 group (144-pin version). 8 8 Port P0 8 Port P1 8 Port P2 8 Port P3 8 Port P4 8 Port P5 8 Port P6 Port P7 I/O ports Internal peripheral functions A-D converter (10-bit X 2 circuits) Timer (16 bits) Input (6) Timer B0 Timer B1 Timer B2 Timer B3 Timer B4 Timer B5 Output (5) Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 System clock generator XIN - XOUT XCIN - XCOUT Ring oscillator UART/Clock synchronous SI/O (8-bit X 5 channels) Memory (Note) X-Y converter (16-bit X 16-bit) Three-phase control circuit ROM Watchdog timer (15 bits) Intelligent I/O CRC arithmetic circuit (CCITT) RAM M32C/80 series CPU core Group 0 Group 1 Group 2 Group 3 D-A converter (8-bit X 2 circuit) R0H R0L R1H R1L FLG R2 ISP R3 USP A0 Port P15 8 Port P14 7 Port P13 8 Port P12 8 DMA II controller PC A1 CAN communication function DRAM controller SVF FB SVP SB VCT Port P11 5 Port P10 Multiplier Port P9 8 Figure 1.1.6. Block diagram of the M32C/83 group (144-pin version) 18 DMA controller INTB 8 P85 Port P8 7 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Memory Figure 1.2.1 is a memory map of the M32C/83 group. The address space extends 16 Mbytes from address 00000016 to FFFFFF16. From FFFFFF16 down is ROM. For example, in the M30835FJGP, there are 512K bytes of internal ROM from F8000016 to FFFFFF16. The vector table for fixed interrupts such as the reset _______ and NMI are mapped to FFFFDC16 to FFFFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details. From 00040016 up is RAM. For example, in the M30835FJGP, 31 Kbytes of internal RAM are mapped to the space from 00040016 to 007FFF16. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated. The SFR area is mapped from 00000016 to 0003FF16. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, and timers, etc. Any part of the SFR area that is not occupied is reserved and cannot be used for any other purpose. The special page vector table is mapped from FFFE0016 to FFFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps. In memory expansion mode and microprocessor mode, a part of the spaces are reserved and cannot be used. 00000016 SFR area 00040016 Internal RAM area XXXXXX16 AAAAA AAAAA AAAAA AAAAA FFFE0016 Internal reserved area (Note 1) 00800016 Special page vector table External area F0000016 FFFFDC16 Overflow BRK instruction Address match Internal reserved area (Note 2) Watchdog timer YYYYYY16 Type No. M30835F/MJ M30833F/MJ Address XXXXX16 Address YYYYY16 007FFF16 F8000016 Internal ROM area FFFFFF16 Undefined instruction FFFFFF16 NMI Reset Note 1: During memory expansion and microprocessor modes, can not be used. Note 2: In memory expansion mode, can not be used. Figure 1.2.1. Memory map 19 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Software Reset Central Processing Unit (CPU) The CPU has a total of 28 registers shown in Figure 1.3.1. Eight of these registers (R0, R1, R2, R3, A0, A1, SB and FB) come in two sets; therefore, these have two register banks. General register b15 b0 FLG b31 Flag register R2 R0H R0L R3 R1H R1L Data register (Note) R2 R3 b23 A0 Address register (Note) A1 SB Static base register (Note) FB Frame base register (Note) USP User stack pointer ISP Interrupt stack pointer INTB Interrupt table register Program counter PC High-speed interrupt register b15 b0 SVF b23 Flag save register SVP PC save register VCT Vector register DMAC related register b7 b0 DMD0 DMD1 b15 DMA mode register DCT0 DMA transfer count register DCT1 DRC0 b23 DRC1 DMA transfer count reload register DMA0 DMA1 DMA memory address register DSA0 DSA1 DMA SFR address register DRA0 DRA1 Note: These registers have two register banks. Figure 1.3.1. Central processing unit register 20 DMA memory address reload register n r de me Un elop v de t Rev.B2 for proof reading Processor Mode Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER (1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, R3, R2R0 and R3R1) Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations. Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (R0L/R1L). Registers R2 and R0, as well as R3 and R1 can function as 32-bit data registers (R2R0/R3R1). (2) Address registers (A0 and A1) Address registers (A0 and A1) are configured with 24 bits, and have functions equivalent to those of data registers. These registers can also function as address register, indirect addressing and address register relative addressing. (3) Static base register (SB) Static base register (SB) is configured with 24 bits, and is used for SB relative addressing. (4) Frame base register (FB) Frame base register (FB) is configured with 24 bits, and is used for FB relative addressing. (5) Program counter (PC) Program counter (PC) is configured with 24 bits, indicating the address of an instruction to be executed. (6) Interrupt table register (INTB) Interrupt table register (INTB) is configured with 24 bits, indicating the start address of an interrupt vector table. (7) User stack pointer (USP), interrupt stack pointer (ISP) Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 24 bits. The desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at bit 7 in the flag register (FLG). To execute efficienly set USP and ISP to an even number. (8) Save flag register (SVF) This register consists of 16 bits and is used to save the flag register when a high-speed interrupt is generated. (9) Save PC register (SVP) This register consists of 24 bits and is used to save the program counter when a high-speed interrupt is generated. This register consist of 24 bits and is used to indicate a jump address when a high-speed interrupt is generated. 21 n r de me Un elop v de t Rev.B2 for proof reading Processor Mode Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER (10) Vector register (VCT) This register consists of 24 bits and is used to indicate the jump address when a high-speed interrupt is generated. (11) DMA mode registers (DMD0/DMD1) These registers consist of 8 bits and are used to set the transfer mode, etc. for DMA. (12) DMA transfer count registers (DCT0/DCT1) These registers consist of 16 bits and are used to set the number of DMA transfers performed. (13) DMA transfer count reload registers (DRC0/DRC1) These registers consist of 16 bits and are used to reload the DMA transfer count registers. (14) DMA memory address registers (DMA0/DMA1) These registers consist of 24 bits and are used to set a memory address at the source or destination of DMA transfer. (15) DMA SFR address registers (DSA0/DSA1) These registers consist of 24 bits and are used to set a fixed address at the source or destination of DMA transfer. (16) DMA memory address reload registers (DRA0/DRA1) These registers consist of 24 bits and are used to reload the DMA memory address registers. (17) Flag register (FLG) Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 1.3.2 shows the flag register (FLG). The following explains the function of each flag: * Bit 0: Carry flag (C) This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit. * Bit 1: Debug flag (D) This flag enables a single-step interrupt. When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged. * Bit 2: Zero flag (Z) This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, cleared to "0". * Bit 3: Sign flag (S) This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, cleared to "0". 22 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Processor Mode SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER * Bit 4: Register bank select flag (B) This flag chooses a register bank. Register bank 0 is selected when this flag is "0" ; register bank 1 is selected when this flag is "1". * Bit 5: Overflow flag (O) This flag is set to "1" when an arithmetic operation resulted in overflow; otherwise, cleared to "0". * Bit 6: Interrupt enable flag (I) This flag enables a maskable interrupt. An interrupt is disabled when this flag is "0", and is enabled when this flag is "1". This flag is cleared to "0" when the interrupt is acknowledged. * Bit 7: Stack pointer select flag (U) Interrupt stack pointer (ISP) is selected when this flag is "0" ; user stack pointer (USP) is selected when this flag is "1". This flag is cleared to "0" when a hardware interrupt is acknowledged or an INT instruction of software interrupt Numbers. 0 to 31 is executed. * Bits 8 to 11: Reserved area * Bits 12 to 14: Processor interrupt priority level (IPL) Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7. If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled. * Bit 15: Reserved area AA AAAAAAA AA A AA AA AA A AA AA AAAAAAAAA AA A AAAAAAAA AAA b15 b0 IPL U I O B S Z D C Flag register (FLG) Carry flag Debug flag Zero flag Sign flag Register bank select flag Overflow flag Interrupt enable flag Stack pointer select flag Reserved area Processor interrupt priority level Reserved area Figure 1.3.2. Flag register (FLG) 23 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset Reset There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains hardware resets. When the supply voltage is in the range where operation is guaranteed, a reset is enabled by holding the reset pin Low (0.2VCC max.) for at least 20 cycles. When the reset pin level is then returned to High while main clock is stable, the reset status is cancelled and program execution resumes from the address in the reset vector table. Since the value of RAM is indeterminate when power is applied, the initial values must be set. Also, if a reset signal is input during write to RAM, the access to the RAM will be interrupted. Consequently, the value of the RAM being written may change to an unintended value due to the interruption. Figure 1.4.1 shows the example reset circuit. Figure 1.4.2 shows the reset sequence. ____________ Table 1.4.1 shows the status of other pins while the RESET pin level is Low. Figures 1.4.3 and 1.4.4 show the internal status of the microcomputer immediately after the reset is cancelled. 5V 4.2V VCC RESET VCC 0V 5V RESET 0.8V 0V Example when VCC = 5V. Figure 1.4.1. Example reset circuit 24 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset XIN More than 20 cycles are needed Microprocessor mode BYTE = "H" RESET BCLK 24cycles BCLK Content of reset vector Address FFFFC16 FFFFD16 FFFFE16 RD WR CS0 Microprocessor mode BYTE = "L" Address Content of reset vector FFFFC16 FFFFE16 RD WR CS0 Single chip mode FFFFC16 Content of reset vector Address FFFFE16 Figure 1.4.2. Reset sequence 25 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset ____________ Table 1.4.1. Pin status when RESET pin level is "L" Status Pin name CNVSS = VCC CNVSS = VSS BYTE = VSS P0 Input port (floating) Data input (floating) P1 Input port (floating) Data input (floating) P2, P3, P4 Input port (floating) Address output (undefined) P50 Input port (floating) WR output ("H" level output) P51 Input port (floating) BHE output (undefined) P52 Input port (floating) RD output ("H" level output) P53 Input port (floating) BCLK output P54 Input port (floating) HLDA output (The output value depends on the input to the HOLD pin) P55 Input port (floating) HOLD input (floating) P56 Input port (floating) RAS output P57 Input port (floating) RDY input (floating) P6 to P15 (Note) Input port (floating) Input port (floating) Note :Port P11 to P15 exists in 144-pin version. 26 BYTE = VCC Input port (floating) n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset (000416) (26) UART2 receive /ACK interrupt control register (006B16) X X X X ? 0 0 0 (1) Processor mode register 0 (2) Processor mode register 1 (000516) X 0 0 0 0 0 X X (27) Timer A0 interrupt control register (3) System clock control register 0 (000616) 0 0 0 0 X 0 0 0 (28) UART3 receive/ACK interrupt control register (006D16) X X X X ? 0 0 0 (4) System clock control register 1 (000716) 2016 (29) Timer A2 interrupt control register (006E16) X X X X ? 0 0 0 (5) Wait control register (000816) FF16 (30) UART4 receive/ACK interrupt control register (006F16) X X X X ? 0 0 0 (6) Address match interrupt control register (000916) X X X X 0 0 0 0 (31) Timer A4 interrupt control register (007016) X X X X ? 0 0 0 (7) Protect register (000A16) X X X X 0 0 0 0 (32) UART0/UART3 bus collision detection interrupt control register (007116) X X X X ? 0 0 0 (8) External data bus width control register (33) UART0 receive/ACK interrupt control register (007216) X X X X ? 0 0 0 (9) Main clock divided register (000C16) X X X 0 1 0 0 0 (34) A-D0 interrupt control register (007316) X X X X ? 0 0 0 (10) Oscillation stop detect register (000D16) 0016 (35) UART1 receive/ACK interrupt control register (007416) X X X X ? 0 0 0 (11) Watchdog timer start register (000E16) ??16 (36) Intelligent I/O interrupt control register 0 (007516) X X X X ? 0 0 0 (12) Watchdog timer control register (000F16) 0 0 0 ? ? ? ? ? (37) Timer B1 interrupt control register (007616) X X X X ? 0 0 0 (13) Address match interrupt register 0 (001016) 0016 (38) Intelligent I/O interrupt control register 2 (007716) X X X X ? 0 0 0 (001116) 0016 (39) Timer B3 interrupt control register (007816) X X X X ? 0 0 0 (001216) 0016 (40) Intelligent I/O interrupt control register 4 (007916) X X X X ? 0 0 0 (001416) 0016 (41) INT5 interrupt control register (007A16) X X 0 0 ? 0 0 0 (001516) 0016 (42) Intelligent I/O interrupt control register 6 (007B16) X X X X ? 0 0 0 (001616) 0016 (43) INT3 interrupt control register (007C16) X X 0 0 ? 0 0 0 (44) Intelligent I/O interrupt control register 8 (007D16) X X X X ? 0 0 0 0016 (45) INT1 interrupt control register (007E16) X X 0 0 ? 0 0 0 0016 Intelligent I/O interrupt control register 10/ (46) CAN interrupt 1 control register (007F16) X X X X ? 0 0 0 (001A16) 0016 (47) Intelligent I/O interrupt control register 11/ CAN interrupt 2 control register (008116) X X X X ? 0 0 0 (17) VDD control register 1 (001B16) 0016 (48) A -D1 interrupt control register (008616) X X X X ? 0 0 0 (18) Address match interrupt register 3 (001C16) 0016 (49) DMA1 interrupt control register (008816) X X X X ? 0 0 0 (001D16) 0016 (50) UART2 transmit /NACK interrupt control register (008916) X X X X ? 0 0 0 (001E16) 0016 (51) DMA3 interrupt control register (19) VDD control register 1 (001F16) 0016 (52) UART3 transmit /NACK interrupt control register (008B16) X X X X ? 0 0 0 (20) DRAM control register (004016) ? X X X ? ? ? ? (21) DRAM refresh interval set register (004116) (22) Flash memory control register 0 (005716) X X 0 0 0 0 0 1 (55) Timer A3 interrupt control register (23) DMA0 interrupt control register (006816) X X X X ? 0 0 0 (56) UART2 bus collision detection interrupt (008F16) X X X X ? 0 0 0 control register (24) Timer B5 interrupt control register (006916) X X X X ? 0 0 0 (57) UART0 transmit /NACK interrupt control register (009016) X X X X ? 0 0 0 (25) DMA2 interrupt control register (006A16) X X X X ? 0 0 0 (58) UART1/UART4 bus collision detection interrupt control register (14) Address match interrupt register 1 (Note 1) (Note 2) (000B16) 8016 XXXXX0 0 0 (15) VDC control register for PLL (001716) X X X X X X 0 1 (16) Address match interrupt register 2 (001816) (001916) ??16 (53) Timer A1 interrupt control register (006C16) X X X X ? 0 0 0 (008A16) X X X X ? 0 0 0 (008C16) X X X X ? 0 0 0 (54) UART4 transmit /NACK interrupt control register (008D16) X X X X ? 0 0 0 (008E16) X X X X ? 0 0 0 (009116) X X X X ? 0 0 0 x : Nothing is mapped to this bit ? : Undefined The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set. Note 1: When the VCC level is applied to the CNVSS pin, it is 0316 at a reset. Note 2: When the BYTE pin is "L", bit 3 is "1". When the BYTE pin is "H", bit 3 is "0". Figure 1.4.3. Device's internal status after a reset is cleared (1/10) 27 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset (59) UART1 transmit/NACK interrupt control register (009216) X X X X ? 0 0 0 (92) Interrupt enable register 7 (00B716) 0 X X 0 0 0 0 0 (60) Key input interrupt control register (009316) X X X X ? 0 0 0 (93) Interrupt enable register 8 (00B816) 0 0 X 0 0 0 0 0 (61) Timer B0 interrupt control register (009416) X X X X ? 0 0 0 (94) Interrupt enable register 9 (00B916) 0 X X X 0 0 0 0 (62) Intelligent I/O interrupt control register 1 (009516) X X X X ? 0 0 0 (95) Interrupt enable register 10 (00BA16) 0 X X X 0 0 0 0 (63) Timer B2 interrupt control register (009616) X X X X ? 0 0 0 (96) Interrupt enable register 11 (00BB16) 0 X X 0 0 0 0 0 (64) Intelligent I/O interrupt control register 3 (009716) X X X X ? 0 0 0 (97) Group 0 time measurement/waveform generate register 0 (00C016) ??16 (65) Timer B4 interrupt control register (009816) X X X X ? 0 0 0 (00C116) ??16 (66) Intelligent I/O interrupt control register 5 (009916) X X X X ? 0 0 0 (00C216) ??16 (67) INT4 interrupt control register (009A16) X X 0 0 ? 0 0 0 (00C316) ??16 (68) Intelligent I/O interrupt control register 7 (009B16) X X X X ? 0 0 0 (00C416) ??16 (69) INT2 interrupt control register (009C16) X X 0 0 ? 0 0 0 (00C516) ??16 (70) Intelligent I/O interrupt control register 9/ CAN interrupt 0 control register (009D16) X X X X ? 0 0 0 (00C616) ??16 (71) INT0 interrupt control register (009E16) X X 0 0 ? 0 0 0 (00C716) ??16 (72) Exit priority register (009F16) X X 0 X 0 0 0 0 (00C816) ??16 (00C916) ??16 (00CA16) ??16 (00CB16) ??16 (00CC16) ??16 (00CD16) ??16 (00CE16) ??16 (00CF16) ??16 (98) (99) Group 0 time measurement/waveform generate register 1 Group 0 time measurement/waveform generate register 2 (100) Group 0 time measurement/waveform generate register 3 (101) Group 0 time measurement/waveform generate register 4 (73) Interrupt request register 0 (00A016) X X 0 0 X 0 0 X (74) Interrupt request register 1 (00A116) X X 0 0 X 0 0 X (102) Group 0 time measurement/waveform generate register 5 (75) Interrupt request register 2 (00A216) X X 0 0 X 0 X X (76) Interrupt request register 3 (00A316) X X 0 0 0 0 0 X (103) Group 0 time measurement/waveform generate register 6 (77) Interrupt request register 4 (00A416) 0 0 X 0 0 0 0 X (78) Interrupt request register 5 (00A516) X X X 0 0 0 0 X (104) Group 0 time measurement/waveform generate register 7 (79) Interrupt request register 6 (00A616) X X X 0 0 0 0 X (80) Interrupt request register 7 (00A716) 0 X X 0 0 0 0 X (105) Group 0 waveform generate control register 0 (00D016) 0 X 0 0 X 0 0 0 (81) Interrupt request register 8 (00A816) 0 0 X 0 0 0 0 X (106) Group 0 waveform generate control register 1 (00D116) 0 X 0 0 X 0 0 0 (82) Interrupt request register 9 (00A916) 0 X X 0 0 0 0 X (107) Group 0 waveform generate control register 4 (00D416) 0 X 0 0 X 0 0 0 (83) Interrupt request register 10 (00AA16) 0 X X 0 0 0 0 X (108) Group 0 waveform generate control register 5 (00D516) 0 X 0 0 X 0 0 0 (84) Interrupt request register 11 (00AB16) 0 X X 0 0 0 0 X (109) Group 0 time measurement control register 0 (00D816) 0016 (85) Interrupt enable register 0 (00B016) X X 0 0 X 0 0 0 (110) Group 0 time measurement control register 1 (00D916) 0016 (86) Interrupt enable register 1 (00B116) X X 0 0 X 0 0 0 (111) Group 0 time measurement control register 2 (00DA16) 0016 (87) Interrupt enable register 2 (00B216) X X 0 0 X 0 X 0 (112) Group 0 time measurement control register 3 (00DB16) 0016 (88) Interrupt enable register 3 (00B316) X X 0 0 0 0 0 0 (113) Group 0 time measurement control register 4 (00DC16) 0016 (89) Interrupt enable register 4 (00B416) 0 0 X 0 0 0 0 0 (114) Group 0 time measurement control register 5 (00DD16) 0016 (90) Interrupt enable register 5 (00B516) X X X 0 0 0 0 0 (115) Group 0 time measurement control register 6 (00DE16) 0016 (91) Interrupt enable register 6 (00B616) X X X 0 0 0 0 0 (116) Group 0 time measurement control register 7 (00DF16) 0016 x : Nothing is mapped to this bit ? : Undefined The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set. Figure 1.4.3. Device's internal status after a reset is cleared (2/10) 28 n r de me Un elop v de t Rev.B2 for proof reading M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset (117) Group 0 base timer register Mitsubishi Microcomputers (00E016) ??16 (144) Group 1 time measurement/waveform (010416) ??16 (010516) ??16 (010616) ??16 (010716) ??16 (010816) ??16 (010916) ??16 (010A16) ??16 (010B16) ??16 (010C16) ??16 (010D16) ??16 (010E16) ??16 (010F16) ??16 generate register 2 (118) Group 0 base timer control register 0 (00E116) ??16 (00E216) 0016 (145) Group 1 time measurement/waveform generate register 3 (119) Group 0 base timer control register 1 (00E316) 0016 (120) Group 0 time measurement prescaler register 6 (00E416) 0016 (146) Group 1 time measurement/waveform generate register 4 (121) Group 0 time measurement prescaler register 7 (00E516) 0016 (122) Group 0 function enable register 0016 (00E616) (147) Group 1 time measurement/waveform generate register 5 (123) Group 0 function select register (00E716) 0016 (124) Group 0 SI/O receive buffer register (00E816) ??16 (148) Group 1 time measurement/waveform generate register 6 (00E916) X 0 0 0 X X X X (125) Group 0 transmit buffer/receive data register (00EA16) ??16 (149) Group 1 time measurement/waveform generate register 7 (126) Group 0 receive input register (00EC16) ??16 (127) Group 0 SI/O communication mode register (00ED16) 0016 (150) Group 1 waveform generate control register 0 (011016) 0 X 0 0 X 0 0 0 (128) Group 0 transmit output register ??16 (151) Group 1 waveform generate control register 1 (011116) 0 X 0 0 X 0 0 0 (00EE16) (129) Group 0 SI/O communication control register (00EF16) 0 0 0 0 X 0 1 1 (152) Group 1 waveform generate control register 2 (011216) 0 X 0 0 X 0 0 0 (130) Group 0 data compare register 0 (00F016) ??16 (153) Group 1 waveform generate control register 3 (011316) 0 X 0 0 X 0 0 0 (131) Group 0 data compare register 1 (00F116) ??16 (154) Group 1 waveform generate control register 4 (011416) 0 X 0 0 X 0 0 0 (132) Group 0 data compare register 2 (00F216) ??16 (155) Group 1 waveform generate control register 5 (011516) 0 X 0 0 X 0 0 0 (133) Group 0 data compare register 3 (00F316) ??16 (156) Group 1 waveform generate control register 6 (011616) 0 X 0 0 X 0 0 0 (134) Group 0 data mask register 0 (00F416) ??16 (157) Group 1 waveform generate control register 7 (011716) 0 X 0 0 X 0 0 0 (135) Group 0 data mask register 1 (00F516) ??16 (158) Group 1 time measurement control register 1 (011916) 0016 (136) Group 0 receive CRC code register (00F816) ??16 (159) Group 1 time measurement control register 2 (011A16) 0016 (00F916) ??16 (160) Group 1 time measurement control register 6 (011E16) 0016 (00FA16) 0016 (161) Group 1 time measurement control register 7 (011F16) 0016 (00FB16) 0016 (162) Group 1 base timer register (012016) ??16 (00FC16) 0016 (012116) ??16 (139) Group 0 SI/O expansion receive control register (00FD16) 0016 (163) Group 1 base timer control register 0 (012216) 0016 (164) Group 1 base timer control register 1 (012316) 0016 (137) Group 0 transmit CRC code register (138) Group 0 SI/O expansion mode register (140) Group 0 SI/O special communication interrupt detect register (141) Group 0 SI/O expansion transmit control register (142) Group 1 time measurement/waveform generate register 0 (143) Group 1 time measurement/waveform (00FE16) 0 0 0 0 0 0 X X (00FF16) 0 0 0 0 0 X X X (010016) ??16 (010116) ??16 (010216) ??16 (010316) ??16 generate register 1 x : Nothing is mapped to this bit ? : Undefined The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set. Figure 1.4.3. Device's internal status after a reset is cleared (3/10) 29 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset (165) Group 1 time measurement prescaler register 6 (012416) 0016 (166) Group 1 time measurement prescaler register 7 (012516) 0016 (167) Group 1 function enable register (012616) 0016 (168) Group 1 function select register (012716) 0016 (169) Group 1 SI/O receive buffer register (012816) ??16 (191) Group 2 waveform generate register 4 (192) Group 2 waveform generate register 5 (193) Group 2 waveform generate register 6 (012916) X 0 0 0 X X X X (194) Group 2 waveform generate register 7 ??16 (014916) ??16 (014A16) ??16 (014B16) ??16 (014C16) ??16 (014D16) ??16 (014E16) ??16 (170) Group 1 transmit buffer/receive data register (012A16) ??16 (012C16) ??16 (014F16) ??16 (172) Group 1 SI/O communication mode register (012D16) 0016 (195) Group 2 waveform generate control register 0 (015016) 0016 (012E16) ??16 (196) Group 2 waveform generate control register 1 (015116) 0016 (197) Group 2 waveform generate control register 2 (015216) 0016 (171) Group 1 receive input register (173) Group 1 transmit output register (174) Group 1 SI/O communication control register (012F16) 0 0 0 0 X 0 1 1 (175) Group 1 data compare register 0 (013016) ??16 (198) Group 2 waveform generate control register 3 (015316) 0016 (176) Group 1 data compare register 1 (013116) ??16 (199) Group 2 waveform generate control register 4 (015416) 0016 (177) Group 1 data compare register 2 (013216) ??16 (200) Group 2 waveform generate control register 5 (015516) 0016 (178) Group 1 data compare register 3 (013316) ??16 (201) Group 2 waveform generate control register 6 (015616) 0016 (179) Group 1 data mask register 0 (013416) ??16 (202) Group 2 waveform generate control register 7 (015716) 0016 (180) Group 1 data mask register 1 (013516) ??16 (203) Group 2 base timer register (016016) ??16 (181) Group 1 receive CRC code register (013816) ??16 (016116) ??16 (013916) ??16 (204) Group 2 base timer control register 0 (016216) 0016 (013A16) 0016 (205) Group 2 base timer control register 1 (016316) 0016 (013B16) 0016 (206) Base timer start register (016416) X X X X 0 0 0 0 (013C16) 0016 (207) Group 2 function enable register (016616) 0016 (184) Group 1 SI/O expansion receive control register (013D16) 0016 (208) Group 2 RTP output buffer register (016716) 0016 (182) Group 1 transmit CRC code register (183) Group 1 SI/O expansion mode register (013E16) 0 0 0 0 0 0 X X interrupt detect register (186) Group 1 SI/O expansion transmit control register (013F16) 0 0 0 0 0 X X X (185) Group 1 SI/O special communication (187) Group 2 waveform generate register 0 (188) Group 2 waveform generate register 1 (189) Group 2 waveform generate register 2 (190) Group 2 waveform generate register 3 (014016) ??16 (014116) ??16 (014216) ??16 (014316) ??16 (014416) ??16 (014516) ??16 (014616) ??16 (014716) ??16 (209) Group 2 SI/O communication mode register (016A16) 0 0 XX X 0 0 0 (210) Group 2 SI/O communication control register (016B16) 0 0 0 0 X 1 1 0 (211) Group 2 SI/O transmit buffer register (016C16) ??16 (016D16) ? ? ? X X ? ? ? (212) Group 2 SI/O receive buffer register (016E16) ??16 (016F16) X XX ? X XX X (213) Group 2 IEBus address register (017016) ??16 (017116) X XXX ? ? ? ? (214) Group 2 IEBus control register x : Nothing is mapped to this bit ? : Undefined The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set. Figure 1.4.3. Device's internal status after a reset is cleared (4/10) 30 (014816) (017216) 0 0 XX X 0 0 0 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset (215) Group 2 IEBus transmit interrupt cause detect register (017316) X XX 0 0 0 0 0 (238) Group 3 waveform generate mask register 4 (019816) ??16 (216) Group 2 IEBus receive interrupt cause detect register (017416) X XX 0 0 0 0 0 (019916) ??16 (217) Input function select register (017816) (239) Group 3 waveform generate mask register 5 (019A16) ??16 (218) Group 3 SI/O communication mode register (017A16) 0 0 XX 0 0 0 0 (019B16) ??16 (219) Group 3 SI/O communication control register (017B16) 0 0 ? 0 X ? ? 0 (240) Group 3 waveform generate mask register 6 (019C16) ??16 (220) Group 3 SI/O transmit buffer register (221) Group 3 SI/O receive buffer register (222) Group 3 waveform generate register 0 (223) Group 3 waveform generate register 1 (224) Group 3 waveform generate register 2 (225) Group 3 waveform generate register 3 (226) Group 3 waveform generate register 4 (227) Group 3 waveform generate register 5 0016 (017C16) ??16 (019D16) ??16 (017D16) ??16 (241) Group 3 waveform generate mask register 7 (019E16) ??16 (017E16) ??16 (019F16) ??16 (017F16) ??16 (01A016) ??16 (018016) ??16 (01A116) ??16 (018116) ??16 (243) Group 3 base timer control register 0 (01A216) 0016 (018216) ??16 (244) Group 3 base timer control register 1 (01A316) 0 X X 0 X 0 0 0 (018316) ??16 (245) Group 3 function enable register (01A616) 0016 (018416) ??16 (246) Group 3 RTP output buffer register (01A716) 0016 (018516) ??16 (247) Group 3 high-speed HDLC (018616) ??16 (018716) ??16 (018816) ??16 (018916) ??16 (018A16) ??16 (242) Group 3 base timer register (01AB16) 0 0 X X X X X 0 communication control register 1 (248) Group 3 high-speed HDLC 0016 (01AC16) communication control register (249) Group 3 high-speed HDLC (01AD16) ??16 communication register (250) Group 3 high-speed HDLC transmit counter (01AE16) 0016 (251) Group 3 high-speed HDLC data (01AF16) 0016 (01B016) 0016 (01B116) 0016 (01B216) 0016 (01B316) 0016 (01B416) 0016 (01B516) 0016 (01B616) 0016 (01B716) 0016 (01B816) 0016 (01B916) 0016 (01BA16) 0016 (01BB16) 0016 (01BC16) 0016 (01BD16) 0016 compare register 0 (228) Group 3 waveform generate register 6 (229) Group 3 waveform generate register 7 (018B16) ??16 (018C16) ??16 (018D16) ??16 (018E16) ??16 (252) Group 3 high-speed HDLC data mask register 0 (253) Group 3 high-speed HDLC data compare register 1 (018F16) ??16 (230) Group 3 waveform generate control register 0 (019016) 0016 (254) Group 3 high-speed HDLC data mask register 1 (231) Group 3 waveform generate control register 1 (019116) 0016 (232) Group 3 waveform generate control register 2 (019216) 0016 (255) Group 3 high-speed HDLC data compare register 2 (233) Group 3 waveform generate control register 3 (019316) 0016 (234) Group 3 waveform generate control register 4 (019416) 0016 (256) Group 3 high-speed HDLC data mask register 2 (235) Group 3 waveform generate control register 5 (019516) 0016 (236) Group 3 waveform generate control register 6 (019616) 0016 (257) Group 3 high-speed HDLC data compare register 3 (237) Group 3 waveform generate control register 7 (019716) 0016 x : Nothing is mapped to this bit ? : Undefined The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set. Figure 1.4.3. Device's internal status after a reset is cleared (5/10) 31 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset (258) Group 3 high-speed HDLC data (01BE16) 0016 (282) CAN0 message slot buffer 0 data 6 (01EC16) ??16 (Note) mask register 3 (01BF16) 0016 (283) CAN0 message slot buffer 0 data 7 (01ED16) ??16 (Note) (259) A-D1 register 0 (260) A-D1 register 1 (01C016) ??16 (284) CAN0 message slot buffer 0 time stamp high (01EE16) (Note) ??16 (01C116) ??16 (285) CAN0 message slot buffer 0 time stamp low (01EF16) (Note) ??16 (01C216) ??16 (286) CAN1 message slot buffer 0 standard ID 0 (01F016) XX X ? ? ? ? ? (01C316) ??16 (287) CAN1 message slot buffer 0 standard ID 1 (01F116) XX ? ? ? ? ? ? (01C416) ??16 (288) CAN1 message slot buffer 0 extended ID 0 (01F216) XX X X ? ? ? ? (01C516) ??16 (289) CAN1 message slot buffer 0 extended ID 1 (01F316) (Note) (Note) (261) A-D1 register 2 (Note) ??16 (Note) (262) A-D1 register 3 (01C616) ??16 (290) CAN1 message slot buffer 0 extended ID 2 (01C716) ??16 (291) CAN1 message slot buffer 0 data length code (01F516) XX X X ? ? ? ? (Note) (01C816) ??16 (292) CAN1 message slot buffer 0 data 0 (01F416) XX ? ? ? ? ? ? (Note) (263) A-D1 register 4 (01F616) ??16 (Note) (01C916) ??16 (293) CAN1 message slot buffer 0 data 1 (01F716) ??16 (Note) (264) A-D1 register 5 (01CA16) ??16 (294) CAN1 message slot buffer 0 data 2 (01F816) ??16 (Note) (01CB16) ??16 (295) CAN1 message slot buffer 0 data 3 (01F916) ??16 (Note) (265) A-D1 register 6 (01CC16) ??16 (296) CAN1 message slot buffer 0 data 4 (01FA16) ??16 (Note) (01CD16) ??16 (297) CAN1 message slot buffer 0 data 5 (01FB16) ??16 (Note) (266) A-D1 register 7 (01CE16) ??16 (298) CAN1 message slot buffer 0 data 6 (01FC16) ??16 (Note) (01CF16) ??16 (299) CAN1 message slot buffer 0 data 7 (01FD16) ??16 (Note) (267) A-D1 control register 2 (01D416) X 0 0 X X 0 0 0 (300) CAN1 message slot buffer 0 time stamp high (01FE16) (Note) ??16 (268) A-D1 control register 0 (01D616) (301) CAN1 message slot buffer 0 time stamp low (01FF16) (Note) ??16 (269) A-D1 control register 1 (01D716) XX 0 0 0 0 0 0 (270) CAN0 message slot buffer 0 standard ID 0 (01E016) XX X ? ? ? ? ? (271) CAN0 message slot buffer 0 standard ID 1 (01E116) XX ? ? ? ? ? ? 0016 (302) CAN0 control register 0 (020016) X X 0 1 0 X 0 1 (Note) (020116) XXXX 0 0 0 0 (Note) (303) CAN0 status register (Note) (272) CAN0 message slot buffer 0 extended ID 0 (020216) 0016 (Note) (01E216) XX X X ? ? ? ? (020316) X 0 0 0 0 X 0 1 (Note) (273) CAN0 message slot buffer 0 extended ID 1 (01E316) ??16 (304) CAN0 expansion ID register (Note) (274) CAN0 message slot buffer 0 extended ID 2 (020416) 0016 (Note) (01E416) XX ? ? ? ? ? ? (020516) 0016 (Note) (275) CAN0 message slot buffer 0 data length code (01E516) XX X X ? ? ? ? (Note) (276) CAN0 message slot buffer 0 data 0 (01E616) (305) CAN0 configuration register (020616) 0 0 0 0 X XXX (Note) ??16 (020716) 0016 (020816) 0016 (Note) (277) CAN0 message slot buffer 0 data 1 (01E716) ??16 (306) CAN0 time stamp register (Note) (278) CAN0 message slot buffer 0 data 2 (01E816) (Note) ??16 (020916) 0016 (020A16) 0016 (Note) (279) CAN0 message slot buffer 0 data 3 (01E916) ??16 (307) CAN0 transmit error count register (Note) (280) CAN0 message slot buffer 0 data 4 (01EA16) (Note) ??16 (308) CAN0 receive error count register (Note) (281) CAN0 message slot buffer 0 data 5 (01EB16) (020B16) 0016 (Note) ??16 (Note) x : Nothing is mapped to this bit ? : Undefined The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set. Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.4.3. Device's internal status after a reset is cleared (6/10) 32 n r de me Un elop v de t Rev.B2 for proof reading M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset (309) CAN0 slot interrupt status register Mitsubishi Microcomputers (020C16) 0016 (339) X0 register/Y0 register (02C016) ??16 (02C116) ??16 (02C216) ??16 (02C316) ??16 (02C416) ??16 (02C516) ??16 (02C616) ??16 (02C716) ??16 (02C816) ??16 (02C916) ??16 (02CA16) ??16 (02CB16) ??16 (02CC16) ??16 (02CD16) ??16 (02CE16) ??16 (02CF16) ??16 (02D016) ??16 (02D116) ??16 (02D216) ??16 (02D316) ??16 (02D416) ??16 (02D516) ??16 (02D616) ??16 (02D716) ??16 (02D816) ??16 (02D916) ??16 (02DA16) ??16 (02DB16) ??16 (02DC16) ??16 (02DD16) ??16 (02DE16) ??16 (02DF16) ??16 (Note) (310) CAN0 slot interrupt mask register (020D16) 0016 (021016) 0016 (340) X1 register/Y1 register (Note) (021116) (311) CAN0 error interrupt mask register 0016 (021416) XXX X X 0 0 0 (341) X2 register/Y2 register (Note) (312) CAN0 error interrupt status register (021516) XXX X X 0 0 0 (Note) (313) CAN0 baud rate prescaler (021716) 0116 (342) X3 register/Y3 register (Note) (314) CAN0 global mask register standard ID0 (022816) XXX 0 0 0 0 0 (Note) (315) CAN0 global mask register standard ID1 (022916) XX 0 0 0 0 0 0 (343) X4 register/Y4 register (Note) (316) CAN0 global mask register extended ID0 (022A16) ??16 (Note) (317) CAN0 global mask register extended ID1 (022B16) ??16 (344) X5 register/Y5 register (Note) (318) CAN0 global mask register extended ID2 (022C16) ??16 (Note) (319) CAN0 message slot 0 control register / CAN0 local mask register A standard ID0 (023016) XXX 0 0 0 0 0 (320) CAN0 message slot 1 control register / CAN0 local mask register A standard ID1 (023116) XX 0 0 0 0 0 0 (321) CAN0 message slot 2 control register / CAN0 local mask register A extended ID0 (023216) (322) CAN0 message slot 3 control register / CAN0 local mask register A extended ID1 (023316) (323) CAN0 message slot 4 control register / CAN0 local mask register A extended ID2 (023416) (324) CAN0 message slot 5 control register (023516) (345) X6 register/Y6 register (Note) (Note) 0016 (346) X7 register/Y7 register (Note) 0016 (Note) 0016 (347) X8 register/Y8 register (Note) 0016 (Note) (325) CAN0 message slot 6 control register (023616) 0016 (348) X9 register/Y9 register (Note) (326) CAN0 message slot 7 control register (023716) 0016 (Note) (327) CAN0 message slot 8 control register / CAN0 local mask register B standard ID0 (023816) XXX 0 0 0 0 0 (328) CAN0 message slot 9 control register / CAN0 local mask register B standard ID1 (023916) XX 0 0 0 0 0 0 (329) CAN0 message slot 10 control register / CAN0 local mask register B extended ID0 (023A16) (330) CAN0 message slot 11 control register / CAN0 local mask register B extended ID1 (023B16) (331) CAN0 message slot 12 control register / CAN0 local mask register B extended ID2 (023C16) (332) CAN0 message slot 13 control register (023D16) (349) X10 register/Y10 register (Note) (Note) 0016 (350) X11 register/Y11 register (Note) 0016 (Note) 0016 (351) X12 register/Y12 register (Note) 0016 (Note) (333) CAN0 message slot 14 control register (023E16) 0016 (352) X13 register/Y13 register (Note) (334) CAN0 message slot 15 control register (023F16) 0016 (Note) (335) CAN0 slot buffer select register (024016) 0016 (353) X14 register/Y14 register (Note) (336) CAN0 control register 1 (024116) XX 0 0 0 0 X X (Note) (337) CAN0 sleep control register (024216) XX X X XX X 0 (354) X15 register/Y15 register (Note) (338) CAN0 acceptance filter support register (024416) 0016 (Note) (024516) 0116 (355) XY control register (02E016) XX XX XX 0 0 x : Nothing is mapped to this bit ? : Undefined The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set. Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.4.3. Device's internal status after a reset is cleared (7/10) 33 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset (356) UART1 special mode register 4 (02E416) 0016 (382) Three-phase output buffer register 0 (030A16) X X 0 0 0 0 0 0 (357) UART1 special mode register 3 (02E516) 0016 (383) Three-phase output buffer register 1 (030B16) X X 0 0 0 0 0 0 (358) UART1 special mode register 2 (02E616) 0016 (384) Dead time timer (030C16) (359) UART1 special mode register (02E716) 0016 (385) Timer B2 interrupt occurrence ??16 (030D16) XXX X ? ? ? ? frequency set counter (360) UART1 transmit-receive mode register (02E816) 0016 (361) UART1 bit rate generator (02E916) ??16 (362) UART1 transmit buffer register (02EA16) ??16 (386) Timer B3 register (387) Timer B4 register (02EB16) XXX X XX X ? (363) UART1 transmit-receive control register 0 (02EC16) 0816 (364) UART1 transmit-receive control register 1 (02ED16) 0216 (365) UART1 receive buffer register (02EE16) ??16 (02EF16) ? ? ? ? ? XX ? (388) Timer B5 register ??16 (031116) ??16 (031216) ??16 (031316) ??16 (031416) ??16 (031516) ??16 (389) Timer B3 mode register (031B16) 0 0 ? X 0 0 0 0 (390) Timer B4 mode register (031C16) 0 0 ? X 0 0 0 0 (366) UART4 special mode register 4 (02F416) 0016 (391) Timer B5 mode register (031D16) 0 0 ? 0 0 0 0 0 (367) UART4 special mode register 3 (02F516) 0016 (392) External interrupt cause select register (031F16) 0016 (368) UART4 special mode register 2 (02F616) 0016 (393) UART3 special mode register 4 (032416) 0016 (369) UART4 special mode register (02F716) 0016 (394) UART3 special mode register 3 (032516) 0016 (370) UART4 transmit-receive mode register (02F816) 0016 (395) UART3 special mode register 2 (032616) 0016 (371) UART4 bit rate generator (02F916) ??16 (396) UART3 special mode register (032716) 0016 (372) UART4 transmit buffer register (02FA16) ??16 (397) UART3 transmit-receive mode register (032816) 0016 (02FB16) XXX X XX X ? (398) UART3 bit rate generator (032916) ??16 (373) UART4 transmit-receive control register 0 (02FC16) 0816 (399) UART3 transmit buffer register (032A16) ??16 (374) UART4 transmit-receive control register 1 (02FD16) 0216 (375) UART4 receive buffer register (02FE16) ??16 (032B16) XXX XX X X ? (400) UART3 transmit-receive control register 0 (032C16) 0816 (02FF16) ? ? ? ? ? XX ? (401) UART3 transmit-receive control register 1 (032D16) 0216 (376) Timer B3,B4,B5 count start flag (030016) 0 0 0 X XX XX (402) UART3 receive buffer register (032E16) ??16 (377) Timer A1-1 register (030216) ??16 (030316) ??16 (403) UART2 special mode register 4 (033416) 0016 (030416) ??16 (404) UART2 special mode register 3 (033516) 0016 (030516) ??16 (405) UART2 special mode register 2 (033616) 0016 (030616) ??16 (406) UART2 special mode register (033716) 0016 (030716) ??16 (407) UART2 transmit-receive mode register (033816) 0016 (380) Three-phase PWM control register 0 (030816) 0016 (408) UART2 bit rate generator (033916) ??16 (381) Three-phase PWM control register 1 (030916) 0016 (378) Timer A2-1 register (379) Timer A4-1 register (032F16) ? ? ? ? ? X X ? x : Nothing is mapped to this bit ? : Undefined The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set. Figure 1.4.3. Device's internal status after a reset is cleared (8/10) 34 (031016) n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset (432) Timer B1 mode register (035C16) 0 0 ? X 0 0 0 0 (033B16) XXX X XX X ? (433) Timer B2 mode register (035D16) 0 0 ? X 0 0 0 0 (410) UART2 transmit/receive control register 0 (033C16) 0816 (434) Timer B2 special mode register (035E16) XXX X X X X 0 (411) UART2 transmit/receive control register 1 (033D16) 0216 (435) Count source prescaler register (035F16) 0 XXX 0 0 0 0 (412) UART2 receive buffer register (033E16) ??16 (436) UART0 pecial mode register 4 (036416) 0016 (033F16) ? ? ? ? ? X X ? (437) UART0 special mode register 3 (036516) 0016 (413) Count start flag (034016) (438) UART0 special mode register 2 (036616) 0016 (414) Clock prescaler reset flag (034116) 0 X X XXX XX (439) UART0 special mode register (036716) 0016 (415) One-shot start flag (034216) 0016 (440) UART0 transmit/receive mode register (036816) 0016 (416) Trigger select register (034316) 0016 (441) UART0 bit rate generator (036916) ??16 (417) Up-down flag (034416) 0016 (442) UART0 transmit buffer register (036A16) ??16 (418) Timer A0 (034616) ??16 (034716) ??16 (443) UART0 transmit/receive control register 0 (036C16) 0816 (034816) ??16 (444) UART0 transmit/receive control register 1 (036D16) 0216 (034916) ??16 (445) UART0 receive buffer register (036E16) ??16 (034A16) ??16 (034B16) ??16 (446) PLL control register 0 (037616) 0 0 1 1 0 1 0 0 (034C16) ??16 (447) DMA0 cause select register (037816) 0 X 0 0 0 0 0 0 (034D16) ??16 (448) DMA1 cause select register (037916) 0 X 0 0 0 0 0 0 (034E16) ??16 (449) DMA2 cause select register (037A16) 0 X 0 0 0 0 0 0 (034F16) ??16 (450) DMA3 cause select register (037B16) 0 X 0 0 0 0 0 0 (035016) ??16 (451) CRC data register (037C16) ??16 (035116) ??16 (037D16) ??16 (035216) ??16 (452) CRC input register (037E16) ??16 (035316) ??16 (453) A-D0 register 0 (038016) ??16 (035416) ??16 (038116) ??16 (035516) ??16 (038216) ??16 (038316) ??16 (038416) ??16 (038516) ??16 (038616) ??16 (038716) ??16 (409) UART2 transmit buffer register (419) Timer A1 (420) Timer A2 (421) Timer A3 (422) Timer A4 (423) Timer B0 (424) Timer B1 (425) Timer B2 (033A16) ??16 0016 (426) Timer A0 mode register (035616) 0 0 0 0 0 X 0 0 (427) Timer A1 mode register (035716) 0 0 0 0 0 X 0 0 (428) Timer A2 mode register (035816) 0 0 0 0 0 X 0 0 (429) Timer A3 mode register (035916) 0 0 0 0 0 X 0 0 (430) Timer A4 mode register (035A16) 0 0 0 0 0 X 0 0 (431) Timer B0 mode register (035B16) 0 0 ? 0 0 0 0 0 (036B16) X XXX XXX ? (036F16) ? ? ? ? ? X X ? (454) A-D0 register 1 (455) A-D0 register 2 (456) A-D0 register 3 x : Nothing is mapped to this bit ? : Undefined The content of other registers and RAM are undefined when the microcomputer is reset. The initial values must therefore be set. Figure 1.4.3. Device's internal status after a reset is cleared (9/10) 35 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset (457) A-D0 register 4 (458) A-D0 register 5 (459) A-D0 register 6 (460) A-D0 register 7 (038816) ??16 (486) Port P9 (03C516) (038916) ??16 (487) Port P8 direction register (03C616) 0 0 X 0 0 0 0 0 (038A16) ??16 (488) Port P9 direction register (03C716) 0016 (038B16) ??16 (489) Port P10 (03C816) ??16 (038C16) ??16 (490) Port P11 (Note) (038D16) ??16 (491) Port P10 direction register (Note) (03CA16) (038E16) ??16 (492) Port P11 direction register (Note) (03CB16) XXX 0 0 0 0 0 (038F16) ??16 (493) Port P12 (Note) (03CC16) ??16 (494) Port P13 (Note) (03CD16) ??16 (03C916) XXX ? ? ? ? ? 0016 (461) A-D0 control register 2 (039416) X 0 0 0 0 0 0 0 (462) A-D0 control register 0 (039616) 0016 (495) Port P12 direction register (Note) (03CE16) 0016 (463) A-D0 control register 1 (039716) 0016 (496) Port P13 direction register (Note) (03CF16) 0016 (464) D-A register 0 (039816) ??16 (497) Port P14 (Note) (03D016) X ? ? ? ? ? ? ? (465) D-A register 1 (039A16) ??16 (498) Port P15 (Note) (03D116) (466) D-A control register (039C16) XXXX XX 0 0 (499) Port P14 direction register (Note) (03D216) X 0 0 0 0 0 0 0 (03A016) XXXX 0 0 0 0 (500) Port P15 direction register (Note) (03D316) 0016 (501) Pull-up control register 2 (03DA16) 0016 (03DB16) 0016 (467) Function select register A8 (Note) (468) Function select register A9 (Note) (03A116) 0016 ??16 (469) Function select register C (03AF16) 0 0 X 0 0 0 0 0 (502) Pull-up control register 3 (470) Function select register A0 (03B016) 0016 (503) Pull-up control register 4 (471) Function select register A1 (03B116) 0016 (504) Port P0 (03E016) ??16 (472) Function select register B0 (03B216) 0016 (505) Port P1 (03E116) ??16 (473) Function select register B1 (03B316) 0016 (506) Port P0 direction register (03E216) 0016 (474) Function select register A2 (03B416) XX XXX 0 0 0 (507) Port P1 direction register (03E316) 0016 (475) Function select register A3 (03B516) (508) Port P2 (03E416) ??16 (476) Function select register B2 (03B616) XX XXX 0 0 0 (509) Port P3 (03E516) ??16 (477) Function select register B3 (03B716) (510) Port P2 direction register (03E616) 0016 (511) Port P3 direction register (03E716) 0016 0016 0016 (03B916) XX XX 0 0 0 0 (Note) (03DC16) XX XX 0 0 0 0 (478) Function select register A5 (Note) (479) Function select register A6 (Note) (03BC16) 0016 (512) Port P4 (03E816) ??16 (480) Function select register A7 (Note) (03BD16) 0016 (513) Port P5 (03E916) ??16 (481) Port P6 (03C016) ??16 (514) Port P4 direction register (03EA16) 0016 (482) Port P7 (03C116) ??16 (515) Port P5 direction register (03EB16) 0016 (483) Port P6 direction register (03C216) 0016 (516) Pull-up control register 0 (03F016) 0016 (484) Port P7 direction register (03C316) 0016 (517) Pull-up control register 1 (03F116) XX XX 0 0 0 0 (485) Port P8 (03C416) ??16 (518) Port control register (03FF16) XX XX X XX 0 x : Nothing is mapped to this bit ? : Undefined The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set. Note :This register exists in 144-pin version. Figure 1.4.3. Device's internal status after a reset is cleared (10/10) 36 ??16 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER SFR SFR Address Register 000016 000116 000216 000316 000416 Processor mode register 0 000516 Processor mode register 1 000616 System clock control register 0 000716 System clock control register 1 000816 Wait control register 000916 Address match interrupt control register 000A16 Protect register 000B16 External data bus width control register 000C16 Main clock divided register 000D16 Oscillation stop detect register 000E16 Watchdog timer start register 000F16 Watchdog timer control register 001016 001116 Address match interrupt register 0 001216 001316 001416 001516 Address match interrupt register 1 001616 001716 VDC control register for PLL 001816 001916 Address match interrupt register 2 001A16 001B16 VDC control register 1 001C16 001D16 Address match interrupt register 3 001E16 001F16 VDC control register 0 002016 002116 Emulator interrupt vector table register 002216 002316 Emulator interrupt detect register 002416 Emulator protect register 002516 002616 002716 002816 002916 002A16 002B16 002C16 002D16 002E16 002F16 PM0 PM1 CM0 CM1 WCR AIER PRCR DS MCD CM2 WDTS WDC RMAD0 RAMD1 PLV RAMD2 VDC1 * RAMD3 VDC0 * EIAD0 * EITD * EPRR * Address Register 003016 ROM area set register 003116 Debug moritor area set register 003216 Expansion area set register 0 003316 Expansion area set register 1 003416 Expansion area set register 2 003516 Expansion area set register 3 003616 003716 003816 003916 003A16 003B16 003C16 003D16 003E16 003F16 004016 DRAM control register 004116 DRAM refresh interval set register 004216 004316 004416 004516 004616 004716 004816 004916 004A16 004B16 004C16 004D16 004E16 004F16 005016 005116 005216 005316 005416 005516 Flash memory control register 2 005616 Flash memory control register 1 005716 Flash memory control register 0 005816 005916 005A16 005B16 005C16 005D16 005E16 005F16 ROA * DBA * EXA0 * EXA1 * EXA2 * EXA3 * DRAMCONT REFCNT FMR2 * FMR1 * FMR0 The blank area is reserved and cannot be used by user. *: User cannot use this. Do not access to the register. 37 n r de me Un elop v de t Rev.B2 for proof reading The blank area is reserved and cannot be used by user. 38 M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER SFR Address Register 006016 006116 006216 006316 006416 006516 006616 006716 006816 DMA0 interrupt control register DM0IC 006916 Timer B5 interrupt control register TB5IC 006A16 DMA2 interrupt control register DM2IC 006B16 UART2 receive /ACK interrupt control register S2RIC 006C16 Timer A0 interrupt control register TA0IC 006D16 UART3 receive /ACK interrupt control register S3RIC 006E16 Timer A2 interrupt control register TA2IC 006F16 UART4 receive /ACK interrupt control register S4RIC 007016 Timer A4 interrupt control register TA4IC 007116 UART0/UART3 bus collision detection interrupt control register BCN0IC 007216 UART0 receive/ACK interrupt control register S0RIC 007316 A-D0 interrupt control register AD0IC 007416 UART1 receive/ACK interrupt control register S1RIC 007516 Intelligent I/O interrupt control register 0 IIO0IC 007616 Timer B1 interrupt control register TB1IC 007716 Intelligent I/O interrupt control register 2 IIO2IC 007816 Timer B3 interrupt control register TB3IC 007916 Intelligent I/O interrupt control register 4 IIO4IC 007A16 INT5 interrupt control register INT5IC 007B16 Intelligent I/O interrupt control register 6 IIO6IC 007C16 INT3 interrupt control register INT3IC 007D16 Intelligent I/O interrupt control register 8 IIO8IC 007E16 INT1 interrupt control register INT1IC 007F16 Intelligent I/O interrupt control register 10/ IIO10IC CAN interrupt 1 control register CAN1ICI 008016 008116 Intelligent I/O interrupt control register 11/ IIO11IC CAN interrupt 2 control register CAN2IC 008216 008316 008416 008516 008616 A-D1 interrupt control register AD1IC 008716 008816 DMA1 interrupt control register DM1IC 008916 UART2 transmit /NACK interrupt control register S2TIC 008A16 DMA3 interrupt control register DM3IC 008B16 UART3 transmit /NACK interrupt control register S3TIC 008C16 Timer A1 interrupt control register TA1IC 008D16 UART4 transmit /NACK interrupt control register S4TIC 008E16 Timer A3 interrupt control register TA3IC 008F16 UART2 bus collision detection interrupt control register BCN2IC Mitsubishi Microcomputers Address Register 009016 UART0 transmit /NACK interrupt control register S0TIC 009116 UART1/UART4 bus collision detection interrupt control register BCN1IC 009216 UART1 transmit/NACK interruptcontrol register S1TIC 009316 Key input interrupt control register KUPIC 009416 Timer B0 interrupt control register TB0IC 009516 Intelligent I/O interrupt control register 1 IIO1IC 009616 Timer B2 interrupt control register TB2IC 009716 Intelligent I/O interrupt control register 3 IIO3IC 009816 Timer B4 interrupt control register TB4IC 009916 Intelligent I/O interrupt control register 5 IIO5IC 009A16 INT4 interrupt control register INT4IC 009B16 Intelligent I/O interrupt control register 7 IIO7IC 009C16 INT2 interrupt control register INT2IC 009D16 Intelligent I/O interrupt control register 9/ IIO9IC CAN interrupt 0 control register CAN0ICI 009E16 INT0 interrupt control register INT0IC 009F16 Exit priority register RLVL 00A016 00A116 00A216 00A316 00A416 00A516 00A616 00A716 00A816 00A916 00AA16 00AB16 00AC16 00AD16 00AE16 00AF16 00B016 00B116 00B216 00B316 00B416 00B516 00B616 00B716 00B816 00B916 00BA16 00BB16 00BC16 00BD16 00BE16 00BF16 Interrupt request register 0 Interrupt request register 1 Interrupt request register 2 Interrupt request register 3 Interrupt request register 4 Interrupt request register 5 Interrupt request register 6 Interrupt request register 7 Interrupt request register 8 Interrupt request register 9 Interrupt request register 10 Interrupt request register 11 IIO0IR IIO1IR IIO2IR IIO3IR IIO4IR IIO5IR IIO6IR IIO7IR IIO8IR IIO9IR IIO10IR IIO11IR Interrupt enable register 0 Interrupt enable register 1 Interrupt enable register 2 Interrupt enable register 3 Interrupt enable register 4 Interrupt enable register 5 Interrupt enable register 6 Interrupt enable register 7 Interrupt enable register 8 Interrupt enable register 9 Interrupt enable register 10 Interrupt enable register 11 IIO0IE IIO1IE IIO2IE IIO3IE IIO4IE IIO5IE IIO6IE IIO7IE IIO8IE IIO9IE IIO10IE IIO11IE n r de me Un elop v de t Rev.B2 for proof reading SFR Address Register 00C016 Group 0 TM /WG register 0 G0TM0/G0PO0 00C116 00C216 Group 0 TM /WG register 1 G0TM1/G0PO1 00C316 00C416 Group 0 TM /WG register 2 G0TM2/G0PO2 00C516 00C616 Group 0 TM /WG register 3 G0TM3/G0PO3 00C716 00C816 Group 0 TM /WG register 4 G0TM4/G0PO4 00C916 00CA16 Group 0 TM /WG register 5 G0TM5/G0PO5 00CB16 00CC16 Group 0 TM /WG register 6 G0TM6/G0PO6 00CD16 00CE16 Group 0 TM /WG register 7 G0TM7/G0PO7 00CF16 00D016 Group 0 waveform generate control register 0 G0POCR0 00D116 Group 0 waveform generate control register 1 G0POCR1 00D216 00D316 00D416 Group 0 waveform generate control register 4 G0POCR4 00D516 Group 0 waveform generate control register 5 G0POCR5 00D616 00D716 00D816 Group 0 time measurement control register 0 G0TMCR0 00D916 Group 0 time measurement control register 1 G0TMCR1 00DA16 Group 0 time measurement control register 2 G0TMCR2 00DB16 Group 0 time measurement control register 3 G0TMCR3 00DC16 Group 0 time measurement control register 4 G0TMCR4 00DD16 Group 0 time measurement control register 5 G0TMCR5 00DE16 Group 0 time measurement control register 6 G0TMCR6 00DF16 Group 0 time measurement control register 7 G0TMCR7 00E016 Group 0 base timer register G0BT 00E116 00E216 Group 0 base timer control register 0 G0BCR0 00E316 Group 0 base timer control register 1 G0BCR1 00E416 Group 0 time measurement prescaler register 6 G0TPR6 00E516 Group 0 time measurement prescaler register 7 G0TPR7 00E616 Group 0 function enable register G0FE 00E716 Group 0 function select register G0FS 00E816 Group 0 SI/O receive buffer register G0BF 00E916 00EA16 Group 0 transmit buffer/receive data register G0DR 00EB16 00EC16 Group 0 receive input register G0RI 00ED16 Group 0 SI/O communication mode register G0MR 00EE16 Group 0 transmit output register G0TO 00EF16 Group 0 SI/O communication control register G0CR Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Address Register 00F016 Group 0 data compare register 0 G0CMP0 00F116 Group 0 data compare register 1 G0CMP1 00F216 Group 0 data compare register 2 G0CMP2 00F316 Group 0 data compare register 3 G0CMP3 00F416 Group 0 data mask register 0 G0MSK0 00F516 Group 0 data mask register 1 G0MSK1 00F616 00F716 00F816 Group 0 receive CRC code register G0RCRC 00F916 00FA16 Group 0 transmit CRC code register G0TCRC 00FB16 00FC16 Group 0 SI/O expansion mode register G0EMR 00FD16 Group 0 SI/O expansion receive control register G0ERC 00FE16 Group 0 SI/O special communication interrupt detect register G0IRF 00FF16 Group 0 SI/O expansion transmit control register G0ETC 010016 Group 1 TM /WG register 0 G1TM0/G1PO0 010116 010216 Group 1 TM /WG register 1 G1TM1/G1PO1 010316 010416 Group 1 TM /WG register 2 G1TM2/G1PO2 010516 010616 Group 1 TM /WG register 3 G1TM3/G1PO3 010716 010816 Group 1 TM /WG register 4 G1TM4/G1PO4 010916 010A16 Group 1 TM /WG register 5 G1TM5/G1PO5 010B16 010C16 Group 1 TM /WG register 6 G1TM6/G1PO6 010D16 010E16 Group 1 TM /WG register 7 G1TM7/G1PO7 010F16 011016 Group 1 waveform generate control register 0 G1POCR0 011116 Group 1 waveform generate control register 1 G1POCR1 011216 Group 1 waveform generate control register 2 G1POCR2 011316 Group 1 waveform generate control register 3 G1POCR3 011416 Group 1 waveform generate control register 4 G1POCR4 011516 Group 1 waveform generate control register 5 G1POCR5 011616 Group 1 waveform generate control register 6 G1POCR6 011716 Group 1 waveform generate control register 7 G1POCR7 011816 011916 Group 1 time measurement control register 1 G1TMCR1 011A16 Group 1 time measurement control register 2 G1TMCR2 011B16 011C16 011D16 011E16 Group 1 time measurement control register 6 G1TMCR6 011F16 Group 1 time measurement control register 7 G1TMCR7 The blank area is reserved and cannot be used by user. 39 n r de me Un elop v de t Rev.B2 for proof reading Address Register 012016 Group 1 base timer register G1BT 012116 012216 Group 1 base timer control register 0 G1BCR0 012316 Group 1 base timer control register 1 G1BCR1 012416 Group 1 time measurement prescaler register 6 G1TPR6 012516 Group 1 time measurement prescaler register 7 G1TPR7 012616 Group 1 function enable register G1FE 012716 Group 1 function select register G1FS 012816 Group 1 SI/O receive buffer register G1BF 012916 012A16 Group 1 transmit buffer/receive data register G1DR 012B16 012C16 Group 1 receive input register G1RI 012D16 Group 1 SI/O communication mode register G1MR 012E16 Group 1 transmit output register G1TO 012F16 Group 1 SI/O communication control register G1CR 013016 Group 1 data compare register 0 G1CMP0 Group 1 data compare register 1 Group 1 data compare register 2 Group 1 data compare register 3 Group 1 data mask register 0 Group 1 data mask register 1 G1CMP1 G1CMP2 G1CMP3 G1MSK0 G1MSK1 Group 1 receive CRC code register G1RCRC Group 1 transmit CRC code register G1TCRC Group 1 SI/O expansion mode register G1EMR Group 1 SI/O expansion receive control register G1ERC Group 1 SI/O special communication interrupt detect register G1IRF Group 1 SI/O expansion transmit control register G1ETC Group 2 waveform generate register 0 G2PO0 Group 2 waveform generate register 1 G2PO1 Group 2 waveform generate register 2 G2PO2 Group 2 waveform generate register 3 G2PO3 Group 2 waveform generate register 4 G2PO4 Group 2 waveform generate register 5 G2PO5 Group 2 waveform generate register 6 G2PO6 Group 2 waveform generate register 7 G2PO7 The blank area is reserved and cannot be used by user. 40 M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER SFR 013116 013216 013316 013416 013516 013616 013716 013816 013916 013A16 013B16 013C16 013D16 013E16 013F16 014016 014116 014216 014316 014416 014516 014616 014716 014816 014916 014A16 014B16 014C16 014D16 014E16 014F16 Mitsubishi Microcomputers Address Register 015016 Group 2 waveform generate control register 0 G2POCR0 015116 Group 2 waveform generate control register 1 G2POCR1 015216 Group 2 waveform generate control register 2 G2POCR2 015316 Group 2 waveform generate control register 3 G2POCR3 015416 Group 2 waveform generate control register 4 G2POCR4 015516 Group 2 waveform generate control register 5 G2POCR5 015616 Group 2 waveform generate control register 6 G2POCR6 015716 Group 2 waveform generate control register 7 G2POCR7 015816 015916 015A16 015B16 015C16 015D16 015E16 015F16 016016 Group 2 base timer register G2BT 016116 016216 Group 2 base timer control register 0 G2BCR0 016316 Group 2 base timer control register 1 G2BCR1 016416 Base timer start register BTSR 016516 016616 Group 2 function enable register G2FE 016716 Group 2 RTP output buffer register G2RTP 016816 016916 016A16 Group 2 SI/O communication mode register G2MR 016B16 Group 2 SI/O communication control register G2CR 016C16 Group 2 SI/O transmit buffer register G2TB 016D16 016E16 Group 2 SI/O receive buffer register G2RB 016F16 017016 Group 2 IEBus address register IEAR 017116 017216 Group 2 IEBus control register IECR 017316 Group 2 IEBus transmit interrupt cause detect register IETIF 017416 Group 2 IEBus receive interrupt cause detect register IERIF 017516 017616 017716 017816 Input function select register IPS 017916 017A16 Group 3 SI/O communication mode register G3MR 017B16 Group 3 SI/O communication control register G3CR 017C16 Group 3 SI/O transmit buffer register G3TB 017D16 017E16 Group 3 SI/O receive buffer register G3RB 017F16 n r de me Un elop v de t Rev.B2 for proof reading SFR Address Register 018016 Group 3 waveform generate register 0 G3PO0 018116 018216 Group 3 waveform generate register 1 G3PO1 018316 018416 Group 3 waveform generate register 2 G3PO2 018516 018616 Group 3 waveform generate register 3 G3PO3 018716 018816 Group 3 waveform generate register 4 G3PO4 018916 018A16 Group 3 waveform generate register 5 G3PO5 018B16 018C16 Group 3 waveform generate register 6 G3PO6 018D16 018E16 Group 3 waveform generate register 7 G3PO7 018F16 019016 Group 3 waveform generate control register 0 G3POCR0 019116 Group 3 waveform generate control register 1 G3POCR1 019216 Group 3 waveform generate control register 2 G3POCR2 019316 Group 3 waveform generate control register 3 G3POCR3 019416 Group 3 waveform generate control register 4 G3POCR4 019516 Group 3 waveform generate control register 5 G3POCR5 019616 Group 3 waveform generate control register 6 G3POCR6 019716 Group 3 waveform generate control register 7 G3POCR7 019816 Group 3 waveform generate mask register 4 G3MK4 019916 019A16 Group 3 waveform generate mask register 5 G3MK5 019B16 019C16 Group 3 waveform generate mask register 6 G3MK6 019D16 019E16 Group 3 waveform generate mask register 7 G3MK7 019F16 01A016 Group 3 base timer register G3BT 01A116 01A216 Group 3 base timer control register 0 G3BCR0 01A316 Group 3 base timer control register 1 G3BCR1 01A416 01A516 01A616 Group 3 function enable register G3FE 01A716 Group 3 RTP output buffer register G3RTP 01A816 01A916 01AA16 01AB16 Group 3 high-speed HDLC communication control register 1 HDLC1 01AC16 Group 3 high-speed HDLC communication control register HDLC 01AD16 Group 3 high-speed HDLC communication register HDLCF 01AE16 Group 3 high-speed HDLC transmit counter HDLCC 01AF16 Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Address Register 01B016 Group 3 high-speed HDLC data compare register 0 HDLCCP0 01B116 01B216 Group 3 high-speed HDLC data mask register 0 HDLCMK0 01B316 01B416 Group 3 high-speed HDLC data compare register1 HDLCCP1 01B516 01B616 Group 3 high-speed HDLC data mask register 1 HDLCMK1 01B716 01B816 Group 3 high-speed HDLC data compare register 2 HDLCCP2 01B916 01BA16 Group 3 high-speed HDLC data mask register 2 HDLCMK2 01BB16 01BC16 Group 3 high-speed HDLC data compare register 3 HDLCCP3 01BD16 01BE16 Group 3 high-speed HDLC data mask register 3 HDLCMK3 01BF16 01C016 A-D1 register 0 AD10 01C116 01C216 A-D1 register 1 AD11 01C316 01C416 A-D1 register 2 AD12 01C516 01C616 A-D1 register 3 AD13 01C716 01C816 A-D1 register 4 AD14 01C916 01CA16 A-D1 register 5 AD15 01CB16 01CC16 A-D1 register 6 AD16 01CD16 01CE16 A-D1 register 7 AD17 01CF16 01D016 01D116 01D216 01D316 01D416 A-D1 control register 2 AD1CON2 01D516 01D616 A-D1 control register 0 AD1CON0 01D716 A-D1 control register 1 AD1CON1 01D816 01D916 01DA16 01DB16 01DC16 01DD16 01DE16 01DF16 The blank area is reserved and cannot be used by user. 41 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER SFR Address Register 01E016 CAN0 message slot buffer 0 standard ID0 C0SLOT0_0 01E116 CAN0 message slot buffer 0 standard ID1 C0SLOT0_1 01E216 CAN0 message slot buffer 0 extend ID0 C0SLOT0_2 01E316 CAN0 message slot buffer 0 extend ID1 C0SLOT0_3 01E416 CAN0 message slot buffer 0 extend ID2 C0SLOT0_4 01E516 CAN0 message slot buffer 0 data length code C0SLOT0_5 01E616 CAN0 message slot buffer 0 data 0 C0SLOT0_6 01E716 CAN0 message slot buffer 0 data 1 C0SLOT0_7 01E816 CAN0 message slot buffer 0 data 2 C0SLOT0_8 01E916 CAN0 message slot buffer 0 data 3 C0SLOT0_9 01EA16 CAN0 message slot buffer 0 data 4 C0SLOT0_10 01EB16 CAN0 message slot buffer 0 data 5 C0SLOT0_11 01EC16 CAN0 message slot buffer 0 data 6 C0SLOT0_12 01ED16 CAN0 message slot buffer 0 data 7 C0SLOT0_13 01EE16 CAN0 message slot buffer 0 time stamp highC0SLOT0_14 01EF16 CAN0 message slot buffer 0 time stamp low C0SLOT0_15 01F016 CAN0 message slot buffer 1 standard ID0 C0SLOT1_0 01F116 CAN0 message slot buffer 1 standard ID1 C0SLOT1_1 01F216 CAN0 message slot buffer 1 extend ID0 C0SLOT1_2 01F316 CAN0 message slot buffer 1 extend ID1 C0SLOT1_3 01F416 CAN0 message slot buffer 1 extend ID2 C0SLOT1_4 01F516 CAN0 message slot buffer 1 data length code C0SLOT1_5 01F616 CAN0 message slot buffer 1 data 0 C0SLOT1_6 01F716 CAN0 message slot buffer 1 data 1 C0SLOT1_7 01F816 CAN0 message slot buffer 1 data 2 C0SLOT1_8 01F916 CAN0 message slot buffer 1 data 3 C0SLOT1_9 01FA16 CAN0 message slot buffer 1 data 4 C0SLOT1_10 01FB16 CAN0 message slot buffer 1 data 5 C0SLOT1_11 01FC16 CAN0 message slot buffer 1 data 6 C0SLOT1_12 01FD16 CAN0 message slot buffer 1 data 7 C0SLOT1_13 01FE16 CAN0 message slot buffer 1 time stamp highC0SLOT1_14 01FF16 CAN0 message slot buffer 1 time stamp low C0SLOT1_15 020016 CAN0 control register 0 C0CTLR0 020116 020216 CAN0 status register C0STR 020316 020416 CAN0 expansion ID register C0IDR 020516 020616 CAN0 configuration register C0CONR 020716 020816 CAN0 time stamp register C0TSR 020916 020A16 CAN0 transmit error count register C0TEC 020B16 CAN0 receive error count register C0REC 020C16 CAN0 slot interrupt status register C0SISTR 020D16 020E16 020F16 Address Register 021016 CAN0 slot interrupt mask register 021116 021216 021316 021416 CAN0 error interrupt mask register 021516 CAN0 error interrupt status register 021616 021716 CAN0 baud rate prescaler 021816 021916 021A16 021B16 021C16 021D16 021E16 021F16 022016 022116 022216 022316 022416 022516 022616 022716 022816 CAN0 global mask register standard ID0 022916 CAN0 global mask register standard ID1 022A16 CAN0 global mask register extend ID0 022B16 CAN0 global mask register extend ID1 022C16 CAN0 global mask register extend ID2 022D16 022E16 022F16 023016 CAN0 message slot 0 control register / CAN0 local mask register A standard ID0 023116 CAN0 message slot 1 control register / CAN0 local mask register A standard ID1 023216 CAN0 message slot 2 control register / CAN0 local mask register A extend ID0 023316 CAN0 message slot 3 control register / CAN0 local mask register A extend ID1 023416 CAN0 message slot 4 control register / CAN0 local mask register A extend ID2 023516 CAN0 message slot 5 control register 023616 CAN0 message slot 6 control register 023716 CAN0 message slot 7 control register 023816 CAN0 message slot 8 control register / CAN0 local mask register B standard ID0 C0SIMKR C0EIMKR C0EISTR C0BPR C0GMR0 C0GMR1 C0GMR2 C0GMR3 C0GMR4 C0MCTL0/ C0LMAR0 C0MCTL1/ C0LMAR1 C0MCTL2/ C0LMAR2 C0MCTL3/ C0LMAR3 C0MCTL4/ C0LMAR4 C0MCTL5 C0MCTL6 C0MCTL7 C0MCTL8/ C0LMBR0 The blank area is reserved and cannot be used by user. Note 1: CAN0 message slot i control registers (i=0 to 15) are allocated to addresses 023016 to 023F16 by switching banks. 42 n r de me Un elop v de t Rev.B2 for proof reading M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER SFR Address Register 023916 CAN0 message slot 9 control register / CAN0 local mask register B standard ID1 023A16 CAN0 message slot 10 control register / CAN0 local mask register B extend ID0 023B16 CAN0 message slot 11 control register / CAN0 local mask register B extend ID1 023C16 CAN0 message slot 12 control register / CAN0 local mask register B extend ID2 023D16 CAN0 message slot 13 control register 023E16 CAN0 message slot 14 control register 023F16 CAN0 message slot 15 control register 024016 CAN0 slot buffer select register 024116 CAN0 control register 1 024216 CAN0 sleep control register 024316 024416 CAN0 acceptance filter support register 024516 Mitsubishi Microcomputers C0MCTL9/ C0LMBR1 C0MCTL10/ C0LMBR2 C0MCTL11/ C0LMBR3 C0MCTL12/ C0LMBR4 C0MCTL13 C0MCTL14 C0MCTL15 C0SBS C0CTLR1 C0SLPR C0AFS Address Register 02C016 X0 register/Y0 register 02C116 02C216 X1 register/Y1 register 02C316 02C416 X2 register/Y2 register 02C516 02C616 X3 register/Y3 register 02C716 02C816 X4 register/Y4 register 02C916 02CA16 X5 register/Y5 register 02CB16 02CC16 X6 register/Y6 register 02CD16 02CE16 X7 register/Y7 register 02CF16 02D016 X8 register/Y8 register 02D116 02D216 X9 register/Y9 register 02D316 02D416 X10 register/Y10 register 02D516 02D616 X11 register/Y11 register 02D716 02D816 X12 register/Y12 register 02D916 02DA16 X13 register/Y13 register 02DB16 02DC16 X14 register/Y14 register 02DD16 02DE16 X15 register/Y15 register 02DF16 02E016 XY control register 02E116 02E216 02E316 02E416 UART1 special mode register 4 02E516 UART1 special mode register 3 02E616 UART1 special mode register 2 02E716 UART1 special mode register 02E816 UART1 transmit-receive mode register 02E916 UART1 bit rate generator 02EA16 UART1 transmit buffer register 02EB16 02EC16 UART1 transmit-receive control register 0 02ED16 UART1 transmit-receive control register 1 02EE16 UART1 receive buffer register 02EF16 X0R/Y0R X1R/Y1R X2R/Y2R X3R/Y3R X4R/Y4R X5R/Y5R X6R/Y6R X7R/Y7R X8R/Y8R X9R/Y9R X10R/Y10R X11R/Y11R X12R/Y12R X13R/Y13R X14R/Y14R X15R/Y15R XYC U1SMR4 U1SMR3 U1SMR2 U1SMR U1MR U1BRG U1TB U1C0 U1C1 U1RB The blank area is reserved and cannot be used by user. 43 n r de me Un elop v de t Rev.B2 for proof reading 030116 030216 030316 030416 030516 030616 030716 030816 030916 030A16 030B16 030C16 030D16 030E16 030F16 031016 031116 031216 031316 031416 031516 031616 031716 031816 031916 031A16 031B16 031C16 031D16 031E16 031F16 U4SMR4 U4SMR3 U4SMR2 U4SMR U4MR U4BRG U4TB U4C0 U4C1 U4RB TBSR Timer A1-1 register TA11 Timer A2-1 register TA21 Timer A4-1 register TA41 Three-phase PWM control register 0 INVC0 Three-phase PWM control register 1 INVC1 Three-phase output buffer register 0 IDB0 Three-phase output buffer register 1 IDB1 Dead time timer DTT Timer B2 interrupt occurrence frequency set counter ICTB2 Timer B3 register TB3 Timer B4 register TB4 Timer B5 register TB5 Timer B3 mode register Timer B4 mode register Timer B5 mode register External interrupt cause select register TB3MR TB4MR TB5MR IFSR The blank area is reserved and cannot be used by user. 44 M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER SFR Address Register 02F016 02F116 02F216 02F316 02F416 UART4 special mode register 4 02F516 UART4 special mode register 3 02F616 UART4 special mode register 2 02F716 UART4 special mode register 02F816 UART4 transmit-receive mode register 02F916 UART4 bit rate generator 02FA16 UART4 transmit buffer register 02FB16 02FC16 UART4 transmit-receive control register 0 02FD16 UART4 transmit-receive control register 1 02FE16 UART4 receive buffer register 02FF16 030016 Timer B3,B4,B5 count start flag Mitsubishi Microcomputers Address Register 032016 032116 032216 032316 032416 UART3 special mode register 4 032516 UART3 special mode register 3 032616 UART3 special mode register 2 032716 UART3 special mode register 032816 UART3 transmit-receive mode register 032916 UART3 bit rate generator 032A16 UART3 transmit buffer register 032B16 032C16 UART3 transmit-receive control register 0 032D16 UART3 transmit-receive control register 1 032E16 UART3 receive buffer register 032F16 033016 033116 033216 033316 033416 033516 033616 033716 033816 033916 033A16 033B16 033C16 033D16 033E16 033F16 034016 034116 034216 034316 034416 034516 034616 034716 034816 034916 034A16 034B16 034C16 034D16 034E16 034F16 UART2 special mode register 4 UART2 special mode register 3 UART2 special mode register 2 UART2 special mode register UART2 transmit-receive mode register UART2 bit rate generator U3SMR4 U3SMR3 U3SMR2 U3SMR U3MR U3BRG U3TB U3C0 U3C1 U3RB U2SMR4 U2SMR3 U2SMR2 U2SMR U2MR U2BRG UART2 transmit buffer register U2TB UART2 transmit/receive control register 0 UART2 transmit/receive control register 1 U2C0 U2C1 UART2 receive buffer register U2RB Count start flag Clock prescaler reset flag One-shot start flag Trigger select register Up-down flag TABSR CPSRF ONSF TRGSR UDF Timer A0 register TA0 Timer A1 register TA1 Timer A2 register TA2 Timer A3 register TA3 Timer A4 register TA4 n r de me Un elop v de t Rev.B2 for proof reading 036116 036216 036316 036416 036516 036616 036716 036816 036916 036A16 036B16 036C16 036D16 036E16 036F16 037016 037116 037216 037316 037416 037516 037616 037716 037816 037916 037A16 037B16 037C16 037D16 037E16 037F16 UART0 special mode register 4 UART0 special mode register 3 UART0 special mode register 2 UART0 special mode register UART0 transmit/receive mode register UART0 bit rate generator TB0 TA1 TA2 TA0MR TA1MR TA2MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2SC TCSPR U0SMR4 U0SMR3 U0SMR2 U0SMR U0MR U0BRG UART0 transmit buffer register U0TB UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 U0C0 U0C1 UART0 receive buffer register U0RB PLL control register 0 PLC0 DMA0 cause select register DMA1 cause select register DMA2 cause select register DMA3 cause select register M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER SFR Address Register 035016 Timer B0 register 035116 035216 Timer B1 register 035316 035416 Timer B2 register 035516 035616 Timer A0 mode register 035716 Timer A1 mode register 035816 Timer A2 mode register 035916 Timer A3 mode register 035A16 Timer A4 mode register 035B16 Timer B0 mode register 035C16 Timer B1 mode register 035D16 Timer B2 mode register 035E16 Timer B2 special mode register 035F16 Count source prescaler register 036016 Mitsubishi Microcomputers Address 038016 A-D0 register 0 038116 038216 A-D0 register 1 038316 038416 A-D0 register 2 038516 038616 A-D0 register 3 038716 038816 A-D0 register 4 038916 038A16 A-D0 register 5 038B16 038C16 A-D0 register 6 038D16 038E16 A-D0 register 7 038F16 039016 039116 039216 039316 039416 039516 039616 039716 039816 039916 039A16 039B16 039C16 039D16 039E16 039F16 Register AD00 AD01 AD02 AD03 AD04 AD05 AD06 AD07 A-D0 control register 2 AD0CON2 A-D0 control register 0 A-D0 control register 1 D-A register 0 AD0CON0 AD0CON1 DA0 D-A register 1 D-A control register DA1 DACON DM0SL DM1SL DM2SL DM3SL CRC data register CRCD CRC input register CRCIN The blank area is reserved and cannot be used by user. 45 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER SFR <144-pin version> Address Register 03A016 Function select register A8 03A116 Function select register A9 03A216 03A316 03A416 03A516 03A616 03A716 03A816 03A916 03AA16 03AB16 03AC16 03AD16 03AE16 03AF16 Function select register C 03B016 Function select register A0 03B116 Function select register A1 03B216 Function select register B0 03B316 Function select register B1 03B416 Function select register A2 03B516 Function select register A3 03B616 Function select register B2 03B716 Function select register B3 03B816 03B916 Function select register A5 03BA16 03BB16 03BC16 Function select register A6 03BD16 Function select register A7 03BE16 03BF16 03C016 Port P6 register 03C116 Port P7 register 03C216 Port P6 direction register 03C316 Port P7 direction register 03C416 Port P8 register 03C516 Port P9 register 03C616 Port P8 direction register 03C716 Port P9 direction register 03C816 Port P10 register 03C916 Port P11 register 03CA16 Port P10 direction register 03CB16 Port P11 direction register 03CC16 Port P12 register 03CD16 Port P13 register 03CE16 Port P12 direction register 03CF16 Port P13 direction register PS8 PS9 PSC PS0 PS1 PSL0 PSL1 PS2 PS2 PSL2 PSL3 PS5 PS6 PS7 P6 P7 PD6 PD7 P8 P9 PD8 PD9 P10 P11 PD10 PD11 P12 P13 PD12 PD13 The blank area is reserved and cannot be used by user. 46 Address Register 03D016 Port P14 register 03D116 Port P15 register 03D216 Port P14 direction register 03D316 Port P15 direction register 03D416 03D516 03D616 03D716 03D816 03D916 03DA16 Pull-up control register 2 03DB16 Pull-up control register 3 03DC16 Pull-up control register 4 03DD16 03DE16 03DF16 03E016 Port P0 register 03E116 Port P1 register 03E216 Port P0 direction register 03E316 Port P1 direction register 03E416 Port P2 register 03E516 Port P3 register 03E616 Port P2 direction register 03E716 Port P3 direction register 03E816 Port P4 register 03E916 Port P5 register 03EA16 Port P4 direction register 03EB16 Port P5 direction register 03EC16 03ED16 03EE16 03EF16 03F016 Pull-up control register 0 03F116 Pull-up control register 1 03F216 03F316 03F416 03F516 03F616 03F716 03F816 03F916 03FA16 03FB16 03FC16 03FD16 03FE16 03FF16 Port control register P14 P15 PD14 PD15 PUR2 PUR3 PUR4 P0 P1 PD0 PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 PUR0 PUR1 PCR n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER SFR <100-pin version> 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 Address Register 03A016 03A116 03A216 03A316 03A416 03A516 03A616 03A716 03A816 03A916 03AA16 03AB16 03AC16 03AD16 03AE16 03AF16 Function select register C PSC 03B016 Function select register A0 PS0 03B116 Function select register A1 PS1 03B216 Function select register B0 PSL0 03B316 Function select register B1 PSL1 03B416 Function select register A2 PS2 03B516 Function select register A3 PS3 03B616 Function select register B2 PSL2 03B716 Function select register B3 PSL3 03B816 03B916 03BA16 03BB16 03BC16 03BD16 03BE16 03BF16 03C016 Port P6 register P6 03C116 Port P7 register P7 03C216 Port P6 direction register PD6 03C316 Port P7 direction register PD7 03C416 Port P8 register P8 03C516 Port P9 register P9 03C616 Port P8 direction register PD8 03C716 Port P9 direction register PD9 03C816 Port P10 register P10 03C916 03CA16 1234567890123456789012345678901212345678901234567890123456789012 Port P10 direction register PD10 1234567890123456789012345678901212345678901234567890123456789012 03CB16 1234567890123456789012345678901212345678901234567890123456789012 1234567890123456789012345678901212345678901234567890123456789012 1234567890123456789012345678901212345678901234567890123456789012 03CC16 03CD16 1234567890123456789012345678901212345678901234567890123456789012 1234567890123456789012345678901212345678901234567890123456789012 03CE16 1234567890123456789012345678901212345678901234567890123456789012 1234567890123456789012345678901212345678901234567890123456789012 1234567890123456789012345678901212345678901234567890123456789012 1234567890123456789012345678901212345678901234567890123456789012 03CF16 1234567890123456789012345678901212345678901234567890123456789012 1234567890123456789012345678901212345678901234567890123456789012 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 12345678901234567890123456789 Address Register 03D016 03D116 1234567890123456789012345678901212345678901234567890123456789012 1234567890123456789012345678901212345678901234567890123456789012 1234567890123456789012345678901212345678901234567890123456789012 03D216 1234567890123456789012345678901212345678901234567890123456789012 1234567890123456789012345678901212345678901234567890123456789012 1234567890123456789012345678901212345678901234567890123456789012 03D316 1234567890123456789012345678901212345678901234567890123456789012 1234567890123456789012345678901212345678901234567890123456789012 03D416 03D516 03D616 03D716 03D816 03D916 03DA16 Pull-up control register 2 PUR2 03DB1612345678901234567890123456789012123456789 Pull-up control register 3 PUR3 12345678901234567890123456789012123456789 03DC1612345678901234567890123456789012123456789 03DD16 03DE16 03DF16 03E016 Port P0 register P0 03E116 Port P1 register P1 03E216 Port P0 direction register PD0 03E316 Port P1 direction register PD1 03E416 Port P2 register P2 03E516 Port P3 register P3 03E616 Port P2 direction register PD2 03E716 Port P3 direction register PD3 03E816 Port P4 register P4 03E916 Port P5 register P5 03EA16 Port P4 direction register PD4 03EB16 Port P5 direction register PD5 03EC16 03ED16 03EE16 03EF16 03F016 Pull-up control register 0 PUR0 03F116 Pull-up control register 1 PUR1 03F216 03F316 03F416 03F516 03F616 03F716 03F816 03F916 03FA16 03FB16 03FC16 03FD16 03FE16 03FF16 Port control register PCR The blank area is reserved and cannot be used by user. 1234567 1234567 Note 1: 1234567 1234567 Addresses 03CB 16, 03CE 16 , 03CF16 , 03D216 , 03D316 does not exist in 100-pin version. Must set "FF16" to the addresses at initial setting. 12345 12345 Note 2: 12345Addresses 03DC16 area does not exist in 100-pin version. Must set "0016" to addresses 03DC16 at initial setting. 1234 1234Addresses 03A016, 03A116, 03B916, 03BC16, 03BD16, 03C916, 03CC16, 03CD16, 03D3016, 03D116 Note 3: does not exist in 100-pin version. 47 n r de me Un elop v de t Rev.B2 for proof reading Software Reset Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Software Reset Writing "1" to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has the same effect as a hardware reset. The contents of internal RAM are preserved. Processor Mode (1) Types of Processor Mode One of three processor modes can be selected: single-chip mode, memory expansion mode, and microprocessor mode. The functions of some pins, memory map, and access space differ according to the selected processor mode. * Single-chip mode In single-chip mode, only internal memory space (SFR, internal RAM, and internal ROM) can be accessed. Ports P0 to P15 can be used as programmable I/O ports or as I/O ports for the internal peripheral functions. * Memory expansion mode In memory expansion mode, external memory can be accessed in addition to the internal memory space (SFR, internal RAM, and internal ROM). In this mode, some of the pins function as an address bus, a data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See "Bus Settings" for details.) * Microprocessor mode In microprocessor mode, the SFR, internal RAM and external memory space can be accessed. The internal ROM area cannot be accessed. In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See "Bus Settings" for details.) (2) Setting Processor Modes The processor mode is set using the CNVSS pin and the processor mode bits (bits 1 and 0 at address 000416). Do not set the processor mode bits to "102". Regardless of the level of the CNVSS pin, changing the processor mode bits selects the mode. Therefore, never change the processor mode bits when changing the contents of other bits. Also do not attempt to shift to or from the microprocessor mode within the program stored in the internal ROM area. * Applying VSS to CNVSS pin The microcomputer begins operation in single-chip mode after being reset. Memory expansion mode is selected by writing "012" to the processor mode is selected bits. * Applying VCC to CNVSS pin The microcomputer starts to operate in microprocessor mode after being reset. Figure 1.6.1 and 1.6.2 show the processor mode register 0 and 1. Figure 1.6.3 shows the memory maps applicable for each processor modes. 48 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Processor Mode SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Processor mode register 0 (Note 1) b7 b6 0 b5 b4 b3 b2 b1 b0 Symbol PM0 Bit symbol Address 000416 When reset 8016 (CNVss = "L") 0316 (CNVss = "H") Bit name Function R W b1 b0 PM00 PM01 0 0: Single-chip mode 0 1: Memory expansion mode Processor mode bit (Note 2) 1 0: Must not be set 1 1: Microprocessor mode PM02 R/W mode select bit 0: RD / BHE / WR (Note 3) 1: RD / WRH / WRL PM03 Software reset bit The device is reset when this bit is set to "1". The value of this bit is "0" when read b5 b4 PM04 PM05 0 0 : Multiplexed bus is not used Multiplexed bus space 0 1 : Allocated to CS2 space select bit 0 1 : Allocated to CS1 space (Note 4) 1 1 : Allocated to entire CS space (Note 5) Must always be set to "0" Reserved bit PM07 0 : BCLK is output (Note 7) 1 : Function set by bit 0,1 of system (Note 6) clock control register 0 BCLK output disable bit Note 1: Set bit 1 of the protect register (address 000A16) to "1" when writing new values to this register. Note 2: Do not set the processor mode bits and other bits simultaneously when setting the processor mode bits to 012 or 112 . Set the other bits first,and then change the processor mode bits. Note 3: When using 16-bit bus width in DRAM controler, must set this bit to "1". Note 4: Valid in microprocessor and memory expansion modes 1, 2 and 3. Do not use multiplex bus when mode 0 is selected. Do not set to allocated to CS2 space when mode 2 is selected. Note 5: After the reset has been released, the M32C/83 group MCU operates using the separate bus. As a result, in microprocessor mode, you cannot select the full CS space multiplex bus. When you select the full CS space multiplex bus in memory expansion mode, the address bus operates with 64 Kbytes boundaries, for each chip select. Mode 0: Multiplexed bus cannot be used. Mode 1: CS0 to CS2 when you select full CS space. Mode 2: CS0 to CS1 when you select full CS space. Mode 3: CS0 to CS3 when you select full CS space. Note 6: No BCLK is output in single chip mode even when "0" is set in PM07. When stopping clock output in microprocessor or memory expansion mode, make the following settings: PM07="1", bit 0 (CM00) and bit 1 (CM01) of system clock control register 0 (address 000616) = "0". "L" is now output from P53. Note 7: When selecting BCLK, set bits 0 and 1 of system clock control register 0 (CM00, CM01) to "0". Figure 1.6.1. Processor mode register 0 49 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Processor Mode Processor mode register 1 (Note 1) b7 0 b6 b5 b4 b3 b2 b1 b0 Symbol PM1 Bit symbol When reset 0X0000002 Address 000516 Bit name Function R W b1 b0 PM10 PM11 0 0 : Mode 0 (P44 to P47 : A20 to A23) 0 1 : Mode 1 (P44: A20, P45 to P47: CS2 to CS0) External memory area mode bit (Note 2) 1 0 : Mode 2 (P44, P45 : A20, A21, P46, P47 : CS1, CS0) 1 1 : Mode 3 (Note 3) (P44 to P47 : CS3 to CS0) PM12 Internal memory wait bit 0 : No wait state 1 : Wait state inserted PM13 SFR area wait bit 0 0 : One wait state inserted 1 : Two wait states inserted (Note 4) b5 b4 PM14 PM15 0 0 : No ALE 0 1 : P53/BCLK ALE pin select bit (Note 2) 1 0 : P56/RAS 1 1 : P54/HLDA (Note 5) Nothing is assigned. When write, set "0". When read, its content is indeterminate. PM17 Reserved bit Must set to "0" Note 1: Set bit 1 of the protect register (address 000A16) to "1" when writing new values to this register. Note 2: Valid in memory expansion mode or in microprocessor mode. Note 3: When mode 3 is selected, DRAMC is not used. Note 4: When accessing SFR area for CAN, PM13 must be set to "1". Note 5: When selecting P53/BCLK, set bits 0 and 1 of system clock control register 0 (CM00, CM01) to "0". Figure 1.6.2. Processor mode register 1 50 Internal reserved area Internal ROM area External area 3 Internal reserved area Internal ROM area No use CS0 2Mbytes External area 3 (External area 2) (External area 2) Each CS0 to CS3 can set 0 to 3 WAIT. FFFFFF16 Internal ROM area No use Connect with DRAM 0, 0.5 to 8MB (When open area is under 8MB, cannot use the rest of this area.) CS2 2Mbytes External area 1 CS1 2Mbytes (Note1) External area 0 SFR area Internal RAM area Internal reserved area Connect with DRAM 0, 0.5 to 8MB (When not connect with DRAM, use as external area.) External area 1 External area 0 SFR area Internal RAM area Internal reserved area Mode 1 Internal reserved area Internal ROM area CS0 3Mbytes External area 3 (External area 2) Connect with DRAM 0, 0.5 to 8MB (When open area is under 8MB, cannot use the rest of this area.) CS1 4Mbytes (Note2) External area 0 SFR area Internal RAM area Internal reserved area Mode 2 External area 3 (External area 2) Connect with DRAM 0, 0.5 to 8MB (When not connect with DRAM, use as external area.) External area 1 External area 0 SFR area Internal RAM area Internal reserved area Mode 0 CS0 2Mbytes External area 3 No use (External area 2) Connect with DRAM 0, 0.5 to 8MB (When open area is under 8MB, cannot use the rest of this area.) CS2 2Mbytes External area 1 CS1 2Mbytes (Note1) External area 0 SFR area Internal RAM area Internal reserved area Mode 1 Microprocessor mode CS0 4Mbytes External area 3 (External area 2) Connect with DRAM 0, 0.5 to 8MB (When open area is under 8MB, cannot use the rest of this area.) CS1 4Mbytes (Note2) External area 0 SFR area Internal RAM area Internal reserved area Mode 2 Note 1: 20000016-00800016=2016 Kbytes. 32 K less than 2 MB. Note 2: 40000016-00800016=4064 Kbytes. 32 K less than 4 MB. Internal reserved area Internal ROM area CS0, 1Mbytes External area 3 No use CS3, 1Mbytes External area 2 (Cannot use as DRAM area or external area.) No use No use CS1, 1Mbytes External area 0 CS2, 1Mbytes External area 1 No use SFR area Internal RAM area Internal reserved area Mode 3 CS0, 1Mbytes External area 3 No use CS3, 1Mbytes External area 2 (Cannot use as DRAM area or external area.) No use No use CS2, 1Mbytes External area 1 CS1, 1Mbytes External area 0 No use SFR area Internal RAM area Internal reserved area Mode 3 Rev.B2 for proof reading F0000016 E0000016 C0000016 40000016 20000016 00080016 SFR area Internal RAM area Mode 0 Memory expanded mode t 00040016 00000016 Single chip mode Processor Mode n r de me Un elop v de Mitsubishi Microcomputers SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER M32C/83 group Figure 1.6.3. Memory maps in each processor mode 51 nt r de me Un elop v de Rev.B2 for proof reading Bus Settings Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Settings The BYTE pin, bit 0 to 3 of the external data bus width control register (address 000B16), bits 4 and 5 of the processor mode register 0 (address 000416) and bit 0 and 1 of the processor mode register 1 (address 000516) are used to change the bus settings. Table 1.7.1 shows the factors used to change the bus settings, figure 1.7.1 shows external data bus width control register and table 1.7.2 shows external area 0 to 3 and external area mode. Table 1.7.1. Factors for switching bus settings Bus setting Switching external address bus width Switching external data bus width Switching between separate and multiplex bus Selecting external area Switching factor External data bus width control register BYTE pin (external area 3 only) Bits 4 and 5 of processor mode register 0 Bits 0 and 1 of processor mode register 1 (1) Selecting external address bus width You can select the width of the address bus output externally from the 16 Mbytes address space, the number of chip select signals, and the address area of the chip select signals. (Note, however, that ____ when you select "Full CS space multiplex bus", addresses A0 to A15 are output.) The combination of bits 0 and 1 of the processor mode register 1 allow you to set the external area mode. When using DRAM controller, the DRAM area is output by multiplexing of the time splitting of the row and column addresses. (2) Selecting external data bus width You can select 8-bit or 16-bit for the width of the external data bus for external areas 0, 1, 2, and 3. When the data bus width bit of the external data bus width control register is "0", the data bus width is 8 bits; when "1", it is 16 bits. The width can be set for each of the external areas. The default bus width for external area 3 is 16 bits when the BYTE pin is "L" after a reset, or 8 bits when the BYTE pin is "H" after a reset. The bus width selection is valid only for the external bus (the internal bus width is always 16 bits). During operation, fix the level of the BYTE pin to "H" or "L". (3) Selecting separate/multiplex bus The bus format can be set to multiplex or separate bus using bits 4 and 5 of the processor mode register 0. * Separate bus In this bus configuration, input and output is performed on separate data and address buses. The data bus width can be set to 8 bits or 16 bits using the external data bus width control register. For all programmable external areas, P0 is the data bus when the external data bus is set to 8 bits, and P1 is a programmable IO port. When the external data bus width is set to 16 bits for any of the external areas, P0 and P1 (although P1 is undefined for any 8-bit bus areas) are the data buses. When accessing memory using the separate bus configuration, you can select a software wait using the wait control register. * Multiplex bus In this bus configuration, data and addresses are input and output on a time-sharing basis. For areas for which 8-bit has been selected using the external data bus width control register, the 8 bits D0 to D7 are multiplexed with the 8 bits A0 to A7. For areas for which 16-bit has been selected using the external data bus width control register, the 16 bits D0 to D15 are multiplexed with the 16 bits A0 to A15. When 52 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Settings accessing memory using the multiplex bus configuration, two waits are inserted regardless of whether you select "No wait" or "1 wait" in the appropriate bit of the wait control register. ____ The default after a reset is a separate bus configuration, and the full CS space multiplex bus configu____ ration cannot be selected in microprocessor mode. If you select "Full CS space multiplex bus", the 16 bits from A0 to A15 are output for the address External data bus width control register b7 b6 b5 b4 b3 b2 b1 b0 Symbol DS Bit symbol DS0 Address 000B16 When reset XXXXX0002 Bit name Function External area 0 data bus width bit External area 1 data bus width bit DS2 External area 2 data bus width bit 0 : 8 bits data bus width 1 : 16 bits data bus width 0 : 8 bits data bus width 1 : 16 bits data bus width 0 : 8 bits data bus width 1 : 16 bits data bus width DS3 External area 3 data bus width bit (Note) 0 : 8 bits data bus width 1 : 16 bits data bus width DS1 Nothing is assigned. When write, set "0". When read, their contents are indeterminate. AA A AA A AA A AA A R W Note: The value after a reset is determined by the input via the BYTE pin. When BYTE pin is "L", DS3 is "1". When "H", it is "0". Figure 1.7.1. External data bus width control register Table 1.7.2. External area 0 to 3 and external area mode External area mode Mode 0 Mode 1 Memory expansion mode, Microprocessor mode 00800016 to 1FFFFF16 <CS1 area> 00800016 to 1FFFFF16 Memory expansion mode, Microprocessor mode 20000016 to 3FFFFF16 <CS2 area> 20000016 to 3FFFFF16 Memory expansion mode, Microprocessor mode 40000016 to BFFFFF16 External area 3 External External External area 1 area 0 area 2 (Note 2) (Note 1) Mode 2 <CS1 area> 00800016 to 1FFFFF16 No area is selected. <DRAMC area> <DRAMC area> 40000016 to 40000016 to BFFFFF16 BFFFFF16 Mode 3 <CS1 area> 10000016 to 1FFFFF16 <CS2 area> 20000016 to 2FFFFF16 <CS3 area> C0000016 to CFFFFF16 Memory expansion mode C0000016 to EFFFFF16 <CS0 area> C0000016 to EFFFFF16 <CS0 area> C0000016 to EFFFFF16 <CS0 area> E0000016 to EFFFFF16 Microprocessor mode C0000016 to FFFFFF16 <CS0 area> E0000016 to FFFFFF16 <CS0 area> C0000016 to FFFFFF16 <CS0 area> F0000016 to FFFFFF16 Note 1: DRAMC area when using DRAMC. Note 2: Set the external area mode (modes 0, 1, 2, and 3) using bits 0 and 1 of the processor mode register 1 (address 000516). 53 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Bus Settings SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Table 1.7.3. Each processor mode and port function Processor mode Single-chip mode Multiplexed bus space select bit "01", "10" CS1 or CS2 : multiplexed bus, and the other : separate bus Data bus width BYTE pin level Memory expansion mode Memory expansion mode/microprocessor modes "00" "11" (Note 1) Separate bus All space multiplexed bus All external area is 8 bits Some external area is 16 bits All external area is 8 bits Some external area is 16 bits All external area is 8 bits Some external area is 16 bits P00 to P07 I/O port Data bus Data bus Data bus Data bus I/O port I/O port P10 to P17 I/O port I/O port I/O port Data bus I/O port I/O port I/O port P20 to P27 I/O port Address bus /data bus Address bus /data bus Address bus Address bus Address bus /data bus Address bus /data bus P30 to P37 I/O port Address bus Address bus Address bus Address bus Address bus /data bus Address bus Address bus I/O port I/O port (Note 2) (Note 2) Address bus /data bus (Note 2) P40 to P43 I/O port Address bus P44 to P46 I/O port CS (chip select) or address bus (A23) (For details, refer to "Bus control") (Note 5) P47 I/O port CS (chip select) or address bus (A23) (For details, refer to "Bus control") (Note 5) P50 to P53 I/O port Outputs RD, WRL, WRH, and BCLK or RD, BHE, WR, and BCLK (For details, refer to "Bus control") (Note 3,4) P54 I/O port HLDA(Note 3) P55 I/O port HOLD HOLD HOLD HOLD HOLD HOLD P56 I/O port RAS (Note 3) RAS (Note 3) RAS (Note 3) RAS (Note 3) RAS (Note 3) RAS (Note 3) P57 I/O port RDY RDY RDY RDY RDY RDY Address bus HLDA(Note 3) HLDA(Note 3) HLDA(Note 3) HLDA(Note 3) HLDA(Note 3) Note 1:The default after a reset is the separate bus configuration, and "Full CS space multiplex bus" cannot be selected in microprocessor mode. When you select "Full CS space multiplex bus" in extended memory mode, the address bus operates with 64 Kbytes boundaries for each chip select. Note 2: Address bus in separate bus configuration. Note 3: The ALE output pin is selected using bits 4 and 5 of the processor mode register 1. Note 4: When you have selected the DRAM controller and access the DRAM area, these are outputs CASL, CASH, DW, and BCLK. Note 5: The CS signal and address bus selection are set by the external area mode. 54 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control Bus Control The following explains the signals required for accessing external devices and software waits. The signals required for accessing the external devices are valid when the processor mode is set to memory expansion mode and microprocessor mode. (1) Address bus/data bus _____ There are 24 pins, A0 to A22 and A23 for the address bus for accessing the 16 Mbytes address space. _____ A23 is an inverted output of the MSB of the address. The data bus consists of pins for data IO. The external data bus control register (address 000B16) selects the 8-bit data bus, D0 to D7 for each external area, or the 16-bit data bus, D0 to D15. After a reset, there is by default an 8-bit data bus for the external area 3 when the BYTE pin is High, or a 16-bit data bus when the BYTE pin is Low. When shifting from single-chip mode to extended memory mode, the value on the address bus is undefined until an external area is accessed. When accessing a DRAM area with DRAM control in use, a multiplexed signal consisting of row address and column address is output to A8 to A20. (2) Chip select signals _____ The chip select signals share A0 to A22 and A23. You can use bits 0 and 1 of the processor mode register 1 (address 000516) to set the external area mode, then select the chip select area and number of address outputs. In microprocessor mode, external area mode 0 is selected after a reset. The external area can be split into a maximum of four Blocks or Areas using the chip select signals. Table 1.7.4 shows the external areas specified by the chip select signals. Table 1.7.4. External areas specified by the chip select signals Memory space expansion mode Chip select signal Processor mode CS0 CS1 CS2 CS3 (A23) (A22) (A21) (A20) 00800016 to 1FFFFF16 (2016 Kbytes) 20000016 to 3FFFFF16 (2 Mbytes) (A20) 00800016 to 3FFFFF16 (4064 Kbytes) (A21) (A20) 10000016 to 1FFFFF16 (1 Mbytes) 20000016 to 2FFFFF16 (1 Mbytes) C0000016 to CFFFFF16 (1 Mbytes) Specified address range Mode 0 Memory expansion mode Mode 1 C0000016 to DFFFFF16 (2 Mbytes) Microprocessor mode E0000016 to FFFFFF16 (2 Mbytes) Memory expansion mode C0000016 to EFFFFF16 (3 Mbytes) Microprocessor mode C0000016 to FFFFFF16 (4 Mbytes) Memory expansion mode E0000016 to EFFFFF16 (1 Mbytes) Mode 2 Mode 3 Microprocessor mode F0000016 to FFFFFF16 (1 Mbytes) 55 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control The chip select signal turns Low (active) in synchronize with the address bus. However, its turning High depends on the area accessed in the next cycle. Figure 1.7.2 shows the output examples of the address bus and chip select signals. Example 1: After accessing the external area, the address bus and chip select signal both are changed in the next cycle. The following example shows the other chip select signal accessing area (j) in the cycle after having accessed external area (i). In this case, the address bus and chip select signal both change between the two cycles. Example 2: After accessing the external area, only the chip select signal is changed in the next cycle. (The address bus does not change.) The following example shows the CPU accesses the internal ROM/RAM area in the cycle after having accessed external area. In this case, the chip select signal changes between the two cycles but the address bus does not. Access to Access to external internal ROM/RAM area area Access to Access to external external area (j) area (i) Data bus Data Data Data bus Data Address bus Address bus Address Chip select (CSi) Address Chip select Chip select (CSj) Example 3: After accessing the external area, only the address bus is changed in the next cycle. (The chip select signal does not change.) The following example shows the same chip select signal accessing area (i) in the cycle after having accessed external area (i). In this case, the address bus changes between the two cycles, but the chip select signal does not. Example 4: After accessing the external area, the address bus and chip select signal both are not changed in the next cycle. The following example shows CPU does not access any area in the cycle after having accessed external area (no instruction pre-fetch is occurred). In this case, the address bus and the chip select signal do not change between the two cycles. Access to Access to external external area (i) area (i) Data bus Address bus Chip select (CSi) Data Address Data Access to external No access area Data bus Address bus Data Address Chip select Note: These examples show the address bus and chip select signal for two consecutive cycles. By combining these examples, chip select signal can be extended beyond two cycles. Figure 1.7.2. Example of address bus and chip select signal outputs (Separate bus) 56 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control (3) Read/write signals With a 16-bit data bus, bit 2 of the processor mode register 0 (address 000416) selects the combinations _____ ________ ______ _____ ________ _________ of RD, BHE, and WR signals or RD, WRL, and WRH signals. With a 8-bit full space data bus, use the _____ ______ ________ combination of RD, WR, and BHE signals as read/write signals. (Set "0" to bit 2 of the processor mode register 0 (address 000416).) When using both 8-bit and 16-bit data bus widths to access a 8-bit data bus _____ ______ ________ area, the RD, WR and BHE signals combination is selected regardless of the value of bit 2 of the processor mode register 0 (address 000416). Tables 1.7.5 and 1.7.6 show the operation of these signals. _____ ______ ________ After a reset has been cancelled, the combination of RD, WR, and BHE signals is automatically selected. _____ _________ _________ When switching to the RD, WRL, and WRH combination, do not write to external memory until bit 2 of the processor mode register 0 (address 000416) has been set (Note). Note 1: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A16) to "1". _____ ________ _________ Note 2: When using 16-bit data bus width for DRAM controller, select RD, WRL, and WRH signals. _____ ________ _________ Table 1.7.5. Operation of RD, WRL, and WRH signals Data bus width RD WRL WRH L H H H L H 16-bit H H L H L L L (Note) H Not used 8-bit H (Note) L Not used ______ Note: It becomes WR signal. _____ ______ Status of external data bus Read data Write 1 byte of data to even address Write 1 byte of data to odd address Write data to both even and odd addresses Write 1 byte of data Read 1 byte of data ________ Table 1.7.6. Operation of RD, WR, and BHE signals Data bus width 16-bit 8-bit RD H L H L H L H L WR L H L H L H L H BHE L L H H L L Not used Not used A0 H H L L L L H/L H/L Status of external data bus Write 1 byte of data to odd address Read 1 byte of data from odd address Write 1 byte of data to even address Read 1 byte of data from even address Write data to both even and odd addresses Read data from both even and odd addresses Write 1 byte of data Read 1 byte of data 57 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control (4) ALE signal The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls. The ALE output pin is selected using bits 4 and 5 of the processor mode register 1 (address 000516). The ALE signal is occurred regardless of internal area and external area. When BYTE pin = "L" When BYTE pin = "H" ALE ALE Address D0/A0 to D7/A7 A8 to A15 Data (Note 1) D0/A0 to D15/A15 Address (Note 1) Data Address A16 to A19 Address A20 to A22, A23 (Note 2) Address (Note 2) A16 to A19 A20 to A22, A23 Address or CS Address or CS Note 1: Floating when reading. Note 2: When full space multiplexed bus is selected, these are I/O ports. Figure 1.7.3. ALE signal and address/data bus (5) Ready signal The ready signal facilitates access of external devices that require a long time for access. As shown in ________ Figure 1.7.2, inputting "L" to the RDY pin at the falling edge of BCLK causes the microcomputer to enter ________ the ready state. Inputting "H" to the RDY pin at the falling edge of BCLK cancels the ready state. Table _____ 1.7.7 shows the microcomputer status in the ready state. Figure 1.7.4 shows the example of the RD ________ signal being extended using the RDY signal. Ready is valid when accessing the external area during the bus cycle in which the software wait is ________ applied. When no software wait is operating, the RDY signal is ignored, but even in this case, unused pins must be pulled up. Table 1.7.7. Microcomputer status in ready state (Note) Item Status Oscillation _____ _____ On _____ RD/WR signal, address bus, data bus, CS __________ ALE signal, HLDA, programmable I/O ports Internal peripheral circuits Maintain status when ready signal received On Note: The ready signal cannot be received immediately prior to a software wait. 58 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control Separate bus (2 wait) 1st cycle 2nd cycle 3rd cycle 4th cycle BCLK AAAAAAAA AAAAAAAA RD CSi (i=0 to 3) (Note) RDY tsu(RDY - BCLK) RDY received timing Multiplexed bus (2 wait) 1st cycle 2nd cycle 3rd cycle 4th cycle BCLK AAAAAA AAAAAA RD CSi (i=0 to 3) (Note) RDY tsu(RDY - BCLK) AA : Wait using RDY signal RDY received timing : Wait using software tsu(RDY-BCLK)=RDY input setup time RDY signal received timing for i wait(s): i + 1 cycles (i = 1 to 3) Note: Chip select (CSi) may get longer by a state of CPU such as an instruction queue buffer. _____ ________ Figure 1.7.4. Example of RD signal extended by RDY signal 59 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control (6) Hold signal The hold signal is used to transfer the bus privileges from the CPU to the external circuits. Inputting "L" __________ to the HOLD pin places the microcomputer in the hold state at the end of the current bus access. This __________ __________ status is maintained and "L" is output from the HLDA pin as long as "L" is input to the HOLD pin. Table 1.7.8 shows the microcomputer status in the hold state. The bus is used in the following descending __________ order of priority: HOLD, DMAC, CPU. __________ HOLD > DMAC > CPU _____ ________ Figure 1.7.5. Example of RD signal extended by RDY signal Table 1.7.8. Microcomputer status in hold state Item Status Oscillation ON _____ _____ _____ _______ RD/WR signal, address bus, data bus, CS, BHE Programmable I/O ports: P0 to P15 Floating Maintains status when hold signal is received __________ HLDA Internal peripheral circuits ALE signal Output "L" ON (but watchdog timer stops) Output "L" (7) External bus status when accessing to internal area Table 1.7.9 shows external bus status when accessing to internal area Table 1.7.9. External bus status when accessing to internal area Item Address bus SFR accessing status Internal ROM/RAM accessing status Remain address of external area accessed immediately before Data bus When read Floating When write Floating _____ ______ ________ _________ RD, WR, WRL, WRH Output "H" ________ BHE Remain external area status accessed immediately before ____ CS Output "H" ALE ALE output (8) BCLK output BCLK output can be selected by bit 7 of the processor mode register 0 (address 000416 :PM07) and bit 1 and bit 0 of the system clock select register 0 (address 000616 :CM01, CM00). Setting PM07 to "0" and CM01 and CM00 to "00" outputs the BCLK signal from P53. However, in single chip mode, BCLK signal is inactive. When setting PM07 to "1", the function is set by CM01 and CM00. 60 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control _______ __________ __________ _____ (9) DRAM controller signals (RAS, CASL, CASH, and DW) Bits 1, 2, and 3 of the DRAM control register (address 000416) select the DRAM space and enable the DRAM controller. The DRAM controller signals are output when the DRAM area is accessed. Table 1.7.10 shows the operation of the respective signals. _______ __________ __________ _____ Table 1.7.10. Operation of RAS, CASL, CASH, and DW signals Data bus width 16-bit 8-bit RAS L L L L L L L L CASL L L L L L H L L CASH L H H L H L Not used Not used DW H H H L L L H L Status of external data bus Read data from both even and odd addresses Read 1 byte of data from even address Read 1 byte of data from odd address Write data to both even and odd addresses Write 1 byte of data to even address Write 1 byte of data to odd address Read 1 byte of data Write 1 byte of data (10) Software wait A software wait can be inserted by setting the wait control register (address 000816). Figure 1.7.6 shows wait control register. You can use the external area i wait bits (where i = 0 to 3) of the wait control register to specify from "No wait" to "3 waits" for the external memory area. When you select "No wait", the read cycle is executed in the BCLK1 cycle. The write cycle is executed in the BCLK2 cycle (which has 1 wait). When accessing external memory using the multiplex bus, access has two waits regardless of whether you specify "No wait" or "1 wait" in the appropriate external area i wait bits in the wait control register. Software waits in the internal memory (internal RAM and internal ROM) can be set using the internal memory wait bits of the processor mode register 1 (address 000516). Setting the internal memory wait bit = "0" sets "No wait". Setting the internal memory wait bit = "1" specifies a wait. SFR area is accessed with either "1 wait" (BCLK 2-cycle) or "2 waits" (BCLK 3-cycle) by setting the SFR wait bit (bit 3) of the processor mode register 1 (address 000516). SFR area of CAN must be accessed with "2 waits". Table 1.7.11 shows the software waits and bus cycles. Figures 1.7.7 and 1.7.8 show example bus timing when using software waits. 61 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control Wait control register (Note 1, 2) b7 b6 b5 b4 b3 b2 b1 b0 Symbol WCR Address 000816 Bit symbol WCR0 Bit name External area 0 wait bit WCR1 WCR2 External area 1 wait bit WCR3 WCR4 Function b1 b0 0 0: Without wait 0 1: With 1 wait 1 0: With 2 waits 1 1: With 3 waits b3 b2 0 0: Without wait 0 1: With 1 wait 1 0: With 2 waits 1 1: With 3 waits b5 b4 External area 2 wait bit 0 0: Without wait 0 1: With 1 wait 1 0: With 2 waits 1 1: With 3 waits External area 3 wait bit 0 0: Without wait 0 1: With 1 wait 1 0: With 2 waits 1 1: With 3 waits WCR5 WCR6 When reset FF16 b7 b6 WCR7 AA A A AA A AA A AA AA AA A A AA AA R W Note 1: When using the multiplex bus configuration, there are two waits regardless of whether you have specified "No wait" or "1 wait". However, you can specify "2 waits" or "3 waits". Note 2: When using the separate bus configuration, the read bus cycle is executed in the BCLK1 cycle, and the write cycle is executed in the BCLK2 cycle (with 1 wait). Figure 1.7.6. Wait control register Table 1.7.11. Software waits and bus cycles Area Bus status Internal memory wait bit External memory area i wait bit Internal ROM/RAM Separate bus External memory area Multiplex bus Bus cycle 2 BCLK cycles 0 1 SFR 62 SFR area wait bit 0 3 BCLK cycles 1 BCLK cycle 1 2 BCLK cycles 002 Read :1 BCLK cycle Write : 2 BCLK cycles 012 2 BCLK cycles 102 3 BCLK cycles 112 4 BCLK cycles 002 3 BCLK cycle 012 3 BCLK cycles 102 3 BCLK cycles 112 4 BCLK cycles nt r de pme n o U el v de Rev.B2 for proof reading M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control < Separate bus (no wait) > Mitsubishi Microcomputers Bus cycle (Note) Bus cycle (Note) BCLK Write signal Read signal Data bus Address bus (Note 2) Output Address Input Address Chip select (Note 2,3) < Separate bus (with wait) > Bus cycle (Note) Bus cycle (Note) BCLK Write signal Read signal Output Data bus Address bus (Note 2) Address Input Address Chip select (Note 2,3) < Separate bus with 2 wait > Bus cycle (Note 1) Bus cycle (Note 1) BCLK Write signal Read signal Data bus Data output Address bus (Note 2) Address Input Address Chip select (Note 2,3) Note 1: This timing example shows bus cycle length. Read cycle and write cycle may be continued after this bus cycle. Note 2: Address bus and chip select may get longer depending on the state of CPU such as an instruction queue buffer. Note 3: When accessing same external area (same CS area) continuously, chip select may output continuously. Figure 1.7.7. Typical bus timings using software wait 63 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control < Separate bus (with 3 wait) > Bus cycle (Note) Bus cycle (Note) BCLK Write signal Read signal Data bus Data output Address (Note 2) Input Address Address Chip select (Note 2,3) < Multiplexed bus (with 2 wait) > Bus cycle (Note) Bus cycle (Note) BCLK Write signal Read signal ALE Address Address Address bus/Data bus (Note 2) Address Data output Address Address Input Chip select (Note 2,3) < Multiplexed bus (with 3 wait) > Bus cycle (Note) Bus cycle (Note) BCLK Write signal Read signal Address Address Address bus /Data bus ( Note 2) Address Data output Address Address Input ALE Chip select (Note 2,3) Note 1: This timing example shows bus cycle length. Read cycle and write cycle may be continued after this bus cycle. Note 2: Address bus and chip select may get longer depending on the state of CPU such as an instruction queue buffer. Note 3: When accessing same external area (same CS area) continuously, chip select may output continuously. Figure 1.7.8. Typical bus timings using software wait 64 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock Generating Circuit System Clock Clock Generating Circuit The clock generating circuit contains three oscillator circuits as follows: (1) Main clock generating circuit (2) Sub clock generating circuit (3) Ring oscillator (oscillation stop detect function) Table 1.8.1 lists the clock generating circuit specifications and Table 1.8.2 lists registers controlling each clock generating circuit. Figure 1.8.1 shows block diagram of the system clock generating circuit. Figure 1.8.2 to 1.8.5 show clock control related registers. Table 1.8.1. The clock oscillation circuit specifications Item Use of clock Main clock generating circuit Sub clock generating circuit * CPU's operating * CPU's operating clock source clock source * Internal peripheral * Timer A/B's count unit's operating clock source clock source Ring oscillator * CPU's operating clock source when main clock frequency stops Clock frequency 0 to 30 MHz 32.768 kHz About 1 MHz Usable oscillator * Ceramic oscillator * Crystal oscillator * Crystal oscillator Pins to connect oscillator XIN, XOUT XCIN, XCOUT Oscillation stop/ restart function Presence Presence Presence Oscillator status after reset Oscillating Stopped Stopped Other Externally derived clock can be input Table 1.8.2. Control registers for each clock generating circuits Clock generating circuit Main clock Sub clock Oscillation stop detect function Control register System clock control register 0 (address 000616) :CM0 System clock control register 1 (address 000716) :CM1 Main clock divide register (address 000C16) : MCD System clock control register 0 (address 000616) : CM0 System clock control register 1 (address 000716) :CM1 Oscillation stop detect register (address 000D16) : CM2 Note : CM0, CM1, CM2 and MCD registers are protected from a false write by program runaway. When you want to rewrite these registers, set "1" to bit 0 of protect register (address 000A16) to release protect, then rewrite the register. 65 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock Generating Circuit Main clock XIN XOUT fAD Ring oscillator circuit f1 CM05 a Divider 1 c Sub clock XCIN XCOUT S Q R (Wait mode) WAIT instruction b f8 CM21 CM02 Divider 2 e Divider 3 d f2n f CM07 BCLK fC Software reset CM04 RESET 1/32 NMI fC32 Interrupt request level judgment output (Stop mode) Write "1" to CM10 S Q R CM0i : Bit i at system clock control register 0 (address 000616) CM1i : Bit i at system clock control register 1 (address 000716) CM2i : Bit i at oscillation stop detect register (address 000D16) Divider 1 a Divider 2 1/2 1/2 1/2 b Bit 7 at address 035F16 c 1/n d 1/2 Divide rate 2n (n=0 to 15) is set by bit 0 to 3 at count source prescaler register (address 035F16) Divider 3 e 1/m f Divide rate m (m=1,2,3,4,6,8,10,12,14,16 ) is set by bit 0 to 4 at main clock divide register (address 000C16) Ring oscillator Clock from XIN Clock edge detect /charge and discharge circuit control Charge and discharge circuit Interrupt generating circuit Interrupt request signal Watchdog timer interrupt Ring oscillator circuit Ring oscillator clock CM21 switch select signal Figure 1.8.1. Clock generating circuit 66 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock Generating Circuit System clock control register 0 (Note 1) b7 b6 b5 b4 b3 b2 b1 b0 Symbol CM0 Bit symbol CM00 Address 000616 Bit name Clock output function select bit (Note 2) CM01 CM02 WAIT peripheral function clock stop bit When reset 0000 X0002 Function b1 b0 0 0 : I/O port P53 0 1 : fC output 1 0 : f8 output 1 1 : f32 output 0 : Do not stop peripheral clock in wait mode 1 : Stop peripheral clock in wait mode (Note 3) A A AA A AA A AA A A AA A A AA RW Nothing is assigned. When write, set "0". When read, their contents are indeterminate. Port XC select bit 0 : I/O port CM04 1 : XCIN-XCOUT generation (Note 4) CM05 Main clock (XIN-XOUT) stop bit (Note 5) 0 : Main clock On 1 : Main clock Off (Note 6) CM06 Watchdog timer function select bit 0 : Watchdog timer interrupt 1 : Reset (Note 7) CM07 System clock select bit 0 : XIN, XOUT (Note 8) 1 : XCIN, XCOUT Note 1: Set bit 0 of the protect register (address 000A16) to "1" before writing to this register. Note 2: The port P53 dose not function as an I/O port in microprocessor or memory expansion mode. When outputting ALE to P53 (bits 5 and 4 of processor mode register 0 is "01"), set these bits to "00". The port P53 function is not selected, even when you set "00" in microprocessor or memory expansion mode and bit 7 of the processor mode register 0 is "1". Note 3: fc32 is not included. When this bit is set to "1", PLL cannot be used in WAIT. Note 4: When XcIN-XcOUT is used, set port P86 and P87 to no pull-up resistance with the input port. Note 5: When entering the power saving mode, the main clock is stopped using this bit. To stop the main clock, set system clock stop bit (CM07) to "1" while an oscillation of sub clock is stable. Then set this bit to "1". When XIN is used after returning from stop mode, set this bit to "0". When this bit is "1", XOUT is "H". Also, the internal feedback resistance remains ON, so XIN is pulled up to XOUT ("H" level) via the feedback resistance. Note 6: When the main clock is stopped, the main clock division register (address 000C16) is set to the division by 8 mode. However, in ring oscillator mode, the main clock division register is not set to the division by 8 mode when XIN-XOUT is stopped by this bit. Note 7: When "1" has been set once, "0" cannot be written by software. Note 8: Set this bit "0" to "1" when sub clock oscillation is stable by setting CM04 to "1". Set this bit "1" to "0" when main clock oscillation is stable by setting CM05 to "0". Do not set CM04 and CM05 simultaneously. Figure 1.8.2. Clock control related register (1) 67 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock Generating Circuit System clock control register 1 (Note 1) b7 b6 b5 b4 b3 b2 b1 b0 0 0 1 0 0 0 0 Symbol CM1 Bit symbol CM10 Address 000716 When reset 001000002 Bit Function name All clock stop control bit 0 : Clock on 1 : All clocks off (stop mode) (Note 3) (Note 2) Reserved bit Must set to "0" Reserved bit Must set to "1" Reserved bit Must set to "0" AA AA AA A RW Note 1: Set bit 0 of the protect register (address 000A16) to "1" before writing to this register. Note 2: When this bit is "1", XOUT is "H", and the internal feedback resistance is disabled. XCIN and XCOUT are high-inpedance. Note 3: When all clocks are stopped (stop mode), the main clock division register (address 000C16) is set to the division by 8 mode. Main clock division register (Note 1) b7 b6 b5 b4 b3 b2 b1 b0 Symbol MCD Bit symbol MCD0 Address 000C16 When reset XXX010002 Bit name Main clock division select bit (Note 2, 4) MCD1 MCD2 MCD3 MCD4 Function b4 b3 b2 b1 b0 10010 00010 00011 00100 00110 01000 01010 01100 01110 00000 : No division mode : Division by 2 mode : Division by 3 mode : Division by 4 mode : Division by 6 mode : Division by 8 mode : Division by 10 mode : Division by 12 mode : Division by 14 mode : Division by 16 mode Nothing is assigned. When write, set "0". When read, their contents are indeterminate. AA A A AA A AA A AA A AA A AA RW Note 1: Set bit 0 of the protect register (address 000A16) to "1" before writing to this register. Note 2: These bits are "010002" (8-division mode) when main clock is stopped or you shift to stop mode. However, in ring oscillator mode, this register is not set to the division by 8 mode when XIN-XOUT is stopped by main clock stop bit. Note 3: Do not attempt to set combinations of values other than those shown in this figure. Note 4: SFR area of CAN is accessed with no division mode. Figure 1.8.3. Clock control related registers (2) 68 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock Generating Circuit Oscillation stop detect register b7 b6 b5 b4 0 0 0 0 b3 b2 b1 b0 Symbol CM2 Bit symbol (Note 1) Address 000D16 When reset 0016 Bit name Function CM20 Oscillation stop detect enable bit CM21 Main clock switching bit 0: XIN selected (Note 2,3) 1: Ring oscillator selected CM22 Oscillation stop detect flag (Note 4) 0: Ignored 1: Detect oscillation stop CM23 XIN clock monitor flag (Note 5) 0: XIN oscillating 1: XIN not oscillating Reserved bit Must set to "0" R W 0: Oscillation stop detect function disabled 1: Oscillation stop detect function enabled Note 1: Set bit 0 of the protect register (address 000A16) to "1" before writing to this register. Note 2: When XIN oscillation stop is detected in CM20="1", this bit becomes "1". After this, although XIN starts oscillating, this bit does not become "0". When you change to XIN as system clock after XIN restarts oscillating, write "0" to this bit. Note 3: When CM20="1" and CM22="1", this bit cannot be written. Note 4: When detecting oscillation stop, this bit becomes "1". "0" can be written by software. When "0" is written during XIN oscillation stop, this bit does not becomes "1" although XIN oscillating stops. Note 5: XIN state is judged by reading this bit several times in oscillation stop interrupt process program. Figure 1.8.4. Clock control related register (3) 69 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock Generating Circuit Count source prescale register b7 b6 b5 b4 b3 b2 b1 b0 Symbol TCSPR Bit symbol Address 035F16 When reset 0XXX 00002 Bit name Function R W b3 b2 b1b0 CNT0 CNT1 Division rate select bit CNT2 CNT3 0 0 0 0: No-division 0 0 0 1: Division by 2 0 0 1 0: Division by 4 0 0 1 1: Division by 6 * * * 1 1 0 1: Division by 26 1 1 1 0: Division by 28 1 1 1 1: Division by 30 (Note) Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Operation enable bit CST 0: Divider stops 1: Divider starts Note : Write to these bits during the count stop. VDC control register for PLL (Note 1) b7 b6 b5 b4 b3 b2 b1 b0 Symbol PLV Address 001716 When reset XXXXXX012 Bit symbol Bit name PLV00 PLL VDC enable bit (Note 2) 0 : Cut off power to PLL 1 : Power to PLL Reserved bit Must set to "0" Function Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note 1: When rewriting this register, set bit 3 of protect regiser (address 000A16) to "1". Note 2: Set this bit to "0" before shifting to stop mode. Figure 1.8.5. Clock control related register (4) 70 R W n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock Generating Circuit (1) Main clock The main clock is a clock source for CPU operation and peripheral I/O. Figure 1.8.6 shows example of a main clock. When a reset, the clock oscillates and after a reset, the clock is divided by 8 to the BCLK (CPU operating clock). (a) Main clock On/Off function * Main clock (XIN-XOUT) stop bit of system control register 0 (bit 5 at address 000616) 0: Main clock On 1: Main clock Off Also, the clock is stopped by shifting to the stop mode. * All clock stop control bit of system control register 1 (bit 0 at address 000716) 0: Clock on 1: All clocks off (stop mode) Microcomputer Microcomputer (Built-in feedback resistance) (Built-in feedback resistance) XIN XOUT XIN XOUT Open (Note) Rd Externally derived clock CIN COUT Vcc Vss Note: Insert a damping resistance if required. The resistance will vary depending on the oscillator setting. Use the value recommended by the maker of the oscillator. Insert a feedback resistance between XIN and XOUT when an oscillation manufacture required. Figure 1.8.6. Examples of main clock 71 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock Generating Circuit (2) Sub clock The sub clock is a clock source for CPU operation and count source for timer A and B. Figure 1.8.7 shows example of sub clock. When the sub clock is used, set ports P86 and P87 to no pull-up resistance with the input port. No sub clock is generated during and after a reset. (a) Sub clock On/Off function When you want to use sub clock, set the following bit and sub clock enabled. * Port Xc select bit of system control register 0 (bit 4 at address 000616) 0: I/O port (sub clock off) 1: XIN-XOUT generation (sub-clock on) Also, shifting to the stop mode stops the clock. * All clock stop control bit of system control register 1 (bit 0 at address 000716) 0: Clock On 1: All clock stop (stop mode) Microcomputer Microcomputer (Built-in feedback resistance) (Built-in feedback resistance) XCIN XCOUT XCIN XCOUT Open (Note) RCd Externally derived clock CCIN CCOUT Vcc Vss Note: Insert a damping resistance if required. The resistance will vary depending on the oscillator and the oscillation drive capacity setting. Use the value recommended by the maker of the oscillator. When the oscillation drive capacity is set to low, check that oscillation is stable. Insert a feedback resistance between XCIN and XCOUT when an oscillation manufacture required. Figure 1.8.7. Examples of sub clock 72 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock Generating Circuit (3) Oscillation stop detect function (OSD function) This function monitor the main clock (XIN pin). When main clock is stopped, internal ring oscillator starts ocsillation and replace the main clock. Then oscillation stop detect interrupt process is operated. When frequency of main clock is less or equal than 2MHz, this function does not work. (a) OSD function enable/disable * OSD enable bit of oscillation stop detect register (bit 0 at address 000D16) 0: OSD function disabled 1: OSD function enabled Set OSD enable bit (bit 0) of oscillation stop detect register to "0" to disable OSD function before setting stop mode. Stop mode is canceled before setting this bit to "1". (b) Operation when oscillation stop detects 1) When XIN oscillation stops, a built in ring oscillation starts as a main clock automatically. 2) OSD interrupt request is generated, jump to an address FFFFF016 to FFFFF316 allocated fixed vector table (watchdog timer interrupt vector) and execute program of jump address. 3) OSD interrupt shares vector table with watchdog timer interrupt. When using both OSD and watchdog timer interrupts, read and judge OSD flag in interrupt process routine. OSD flag of oscillation stop detect register (bit 2 at address 000D16) 1: Oscillation stop detects 4) XIN does not become main clock although XIN On after oscillation stop detects. When you want XIN to be main clock, execute a process shown in Figure 1.8.8. XIN switching XIN is ON OFF ON Oscillation stop detect register (address 000D16) bit 3: XIN clock monitor flag 0: XIN ON 1: XIN OFF Confirm XIN is ON Confirm XIN is ON several times Write "0" to OSD flag Write "0" to main clock select bit bit2: Oscillation stop detect flag bit 1: Main clock select bit 0: XIN selected 1: Ring oscillator selected End Figure 1.8.8. Main clock switching sequence 73 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Wait Mode CPU clock (BCLK) Main clock, sub clock or clock from ring oscillator can be selected as clock source for BCLK. System clock select bit of system clock control register (bit 7 at address 000616) 0: Main clock is selected (XIN-XOUT) 1: Sub clock is selected (XCIN-XCOUT) Main clock select bit of oscillation stop detect register (bit 1 at address 000D16) 0: Main clock is selected (XIN-XOUT) 1: Clock from ring oscillator is selected Table 1.8.3. BCLK source and setting bit BCLK source System clock select bit Main clock select bit (Bit 7 of address 000616) (Bit 1 of address 000D16) Main clock (XIN-XOUT) 0 0 Sub clock (XCIN-XCOUT) 1 0 Ring oscillator 0 1 When main clock or ring oscillator clock is selected as clock source for BCLK, the BCLK is the clock derived by dividing the main clock or ring oscillator clock by 1, 2, 3, 4, 6, 8, 10, 12, 14 or 16. Main clock divide rate select bit of main clock division register (bit 0 to 4 at address 000C16) The BCLK is derived by dividing the main clock (XIN-XOUT) by 8 after a reset. (Main clock division register = "XXX010002") When main clock is stopped under changing to stop mode or selecting XIN-XOUT (main clock select bit = "0"), the main clock division register is set to the division by 8 ("XXX010002"). When ring oscillator clock is selected as clock source for BCLK, although main clock is stoped, the contents of main clock division register is maintained. Peripheral function clock Main clock, sub clock, PLL clock or ring oscillator clock can be selected as clock source for peripheral function. (1) f1, f8, f2n The clock is derived from the main clock or by dividing it by 1, 8 or 2n (n=1 to 15). It is used for the timer A and timer B counts and serial I/O and UART operation clock. The f2n division rate is set by the count source prescaler register. Figure 1.8.5 shows the count source prescaler register. (2) fAD This clock has the same frequency as the main clock or ring oscillator clock and is used for A-D conversion. (3) fC32 This clock is derived by dividing the sub clock by 32. It is used for the timer A and timer B counts. (4) fPLL This clock is 80 MHz generated by PLL synthesizer. It is used for the intelligent I/O group 3. 74 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock Generating Circuit Clock Output You can output clock from the P53 pin. * BCLK output function select bit of processor mode register 0 (bit 7 at address 000416) * ALE select bits of processor mode register 1 (bit 4 and 5 at address 000516) * Clock output function select bits of system clock select register (bits 1 and 0 at address 000616) Table 1.8.4 shows clock output setting (single chip mode) and Table 1.8.5 shows clock output setting (memory expansion/microprocessor mode). Table 1.8.4. Clock output setting (single chip mode) BCLK output function select bit Clock output function select bit PM07 Ignored CM01 ALE pin select bit P53/BCLK/ALE/CLKOUT pin function PM15 PM14 0 CM00 0 Ignored Ignored P53 I/O port 1 0 1 Ignored Ignored fc output (Note) 1 1 0 Ignored Ignored f8 output (Note) 1 1 1 Ignored Ignored f32 output (Note) Note :Must use P57 as input port. Table 1.8.5. Clock output setting (memory expansion/microprocessor mode) BCLK output function select bit Clock output function select bit PM07 0 CM01 0 CM00 0 1 0 0 1 0 1 1 1 0 1 1 1 Ignored 0 0 ALE pin select bit PM14 PM15 P53/BCLK/ALE/CLKOUT pin function BCLK output "L" output (not P53) "0, 0" "1, 0" "1, 1" fc output f8 output f32 output 0 1 ALE output Note: The processor mode register 0 and 1 are protected from false write by program run away. Set bit 1 to "1" at protect register (address 000A16) and release protect before rewriting processor mode register 0 and 1. 75 nt r de me Un elop v de Rev.B2 for proof reading Power Saving Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Power Saving There are three power save modes. Figure 1.8.9 shows the clock transition between each of the three modes, (1), (2), and (3). * Normal operating mode CPU and peripheral function operate when supplying clock. Power dissipation is reduced by making BCLK slow. * Wait mode BCLK is stopped. Peripheral function clock is stopped as desired. Main clock and sub clock isn't stopped. Power dissipation is reduced than normal operating mode. * Stop mode (Note 1) Main clock, sub clock and PLL synthesizer are stopped. CPU and peripheral function clock are stopped. Power dissipation is the most few in this mode. Note :When using stop mode, oscillation stop detect function must be canceled. (1) Normal operating mode High-speed mode Main clock one cycle forms CPU operating clock. Medium-speed mode The main clock divided into 2, 3, 4, 6, 8, 10, 12, 14, or 16 forms CPU operating clock. Low-speed mode Subclock (fc) forms CPU operating clock. Low power-dissipation mode This mode is selected when the main clock is stopped from low-speed mode. Only the peripheral functions for which the subclock was selected as the count source continue to run. Ring oscillator mode The ring oscillator clock divided into 2, 3, 4, 6, 8, 10, 12, 14, or 16 forms CPU operating clock. Ring oscillator low power-dissipation mode This mode is selected when the main clock is stopped from low-speed mode. When switching BCLK from ring oscillator to main clock, switch clock after main clock oscillates fully stable. After setting divided by 8 (main clock division register =0816) in ring oscilltor mode, switching to the middle mode (divided by 8) is recommended. (2) Wait mode In wait mode, BCLK is stopped and CPU and watchdog timer operated by BCLK are halted. The main clock, subclock and ring oscillator clock continue to run. (a) Shifting to wait mode Execute WAIT instruction. (b) Peripheral function clock stop function The f1, f8 and f2n being supplied to the internal peripheral functions stops. The internal peripheral functions operated by the clock stop. 76 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Power Saving WAIT peripheral function clock stop bit of system clock control register 0 (bit 2 at address 000616) 0: Do not stop f1, f8 and f2n in wait mode and do not stop supplying clock to PLL circuit 1: Stop f1, f8 and f2n in wait mode and stop supplying clock to PLL circuit (c) The status of the ports in wait mode Table 1.8.6 shows the status of the ports in wait mode. (d) Exit from wait mode Wait mode is cancelled by a hardware reset or interrupt. If a peripheral function interrupt is used to cancel wait mode, set the following registers. Interrupt priority set bits for exiting a stop/wait state of exit priority register (bits 0 to 2 at address 009F16) :RLVL0 to RLVL2 Set the same level as the flag register (FLG) processor interrupt level (IPL). Interrupt priority set bits of interrupt control register (bits 0 to 2) Set to a priority level above the level set by RLVL0 to RLVL2 bits Interrupt enable flag of FLG register I=1 When using an interrupt to exit Wait mode, the microcomputer resumes operating the clock that was operating when the WAIT command was executed as BCLK from the interrupt routine. Table 1.8.6. Port status during wait mode Pin Memory expansion mode Single-chip mode Microprocessor mode _______ _______ Address bus, data bus, CS0 to CS3, Retains status before wait mode ________ BHE _____ ______ ________ _________ ______ _________ ________ RD, WR, WRL, WRH, DW, CASL, CASH ________ "H" (Note) "H" (Note) RAS __________ HLDA,BCLK "H" ALE "L" Port Retains status before wait mode CLKOUT When fC selected Does not stop When f8, f32 selected Does not stop when the WAIT peripheral function clock stop bit is "0". When the WAIT peripheral function clock stop bit is "1", the status immediately prior to entering wait mode is maint ained. ________ ________ Note :When self-refresh is done in operating DRAM control, CAS and RAS becomes "L". 77 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Power Saving (3) Stop mode All oscillation, main clock, subclock, and PLL synthesizer stop in this mode. Because the oscillation of BCLK and peripheral clock stops in stop mode, peripheral functions such as the A-D converter, timer A and B, serial I/O, intelligent I/O and watchdog timer do not function. The content of the internal RAM is retained provided that VCC remains above 2.5V. When changing to stop mode, the main clock division register (000C16) is set to "XXX010002" (division by 8 mode). (a) Changing to stop mode All clock stop control bit of system clock control register 1 (bit 0 at address 000716) 0: Clock ON 1: All clocks off (stop mode) Before changing to stop mode, set bit 7 of PLL control register 0 (address 037616) to "0" to stop PLL. Also, set bit 0 of VDC control register for PLL (address 001716) to "1" to turn PLL circuit power off. (b) The status of the ports in stop mode Table 1.8.7 shows the status of the ports in stop mode. (c) Exit from stop mode Stop mode is cancelled by a hardware reset or interrupt. If a peripheral function interrupt is used to cancel stop mode, set the following registers. * Interrupt priority set bits for exiting a stop/wait state of exit priority register (bits 0 to 2 at address 009F16) :RLVL0 to RLVL2 Set the same level as the flag register (FLG) processor interrupt level (IPL). * Interrupt priority set bits of interrupt control register (bits 0 to 2) Set to a priority level above the level set by RLVL0 to RLVL2 bits * Interrupt enable flag of FLG register I=1 When exiting from stop mode using peripheral interrupt request, CPU operates the following BCLK and the relevant interrupt routine is executed. * When subclock was set as BCLK before changing to stop mode, subclock is set to BCLK after cancelled stop mode * When main clock was set as BCLK before changing to stop mode, the main clock division by 8 is set to BCLK after cancelled stop mode. Table 1.8.7. Port status during stop mode Pin Memory expansion mode Single-chip mode Microprocessor mode _______ _______ _______ Address bus, data bus, CS0 to CS3, BHE _____ ______ ________ _________ ______ _________ ________ RD, WR, WRL, WRH, DW, CASL, CASH ________ Retains status before stop mode "H" (Note) "H" (Note) RAS __________ HLDA, BCLK "H" ALE "H" Port Retains status before stop mode CLKOUT When fc selected "H" When f8, f32 selected Retains status before stop mode ________ ________ Note :When self-refresh is done in operating DRAM control, CAS and RAS becomes "L". 78 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Power Saving Reset Interrupt Middle-speed mode (divided by 8 mode) Note 1 All oscillation is stopped WAIT instruction CM10="1" Stop mode High-speed / middle-speed mode Note 1, 5 interrupt CPU operation is stopped Note 2, 4 All oscillation is stopped CM10="1" Stop mode Note 3 WAIT instruction Low-speed/ low power dissipation mode Wait mode interrupt Wait mode Interrupt Note 1 XIN oscillation is stopped Detect oscillation stop Interrupt Ring oscillator / ring oscillator Note 6 low power dissipation mode WAIT instruction interrupt Wait mode Normal operation mode Note 1 :Switch clocks after the main clock oscillation is fully stabled. Note 2 :Switch clocks after oscillation of sub clock is fully stable. Note 3 :The main clock division register is set to the division by 8 mode (MCD="0816"). Note 4 :When changing to low power dissipation mode, the main clock division register is set to the division by 8 mode (MCD="0816"). Note 5 :Low power dissipation mode can not be changed to high-speed / middle-speed mode. Note 6 :Other oscillation mode cannot be changed to low power dissipation mode. Figure 1.8.9. Clock transition 79 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Power Saving Main clock is oscillating Sub clock is stopped Middle-speed mode (divided-by-8 mode) Transition of normal mode Please change according to a direction of an arrow. BCLK :f(XIN)/8 CM07="0" MCD="0816" High-speed/middle-speed mode MCD="XX16" Main clock is oscillating Sub clock is stopped Main clock is oscillating Sub clock is oscillating Note 1, 3 High-speed mode CM04="1" MCD="XX16" Note 1, 3 High-speed mode BCLK :f(XIN) CM07="0" MCD="1216" CM04="0" Middle-speed mode (divided-by-2, 3, 4, 6, 8, 10, 12, 14 and 16 mode) BCLK :f(XIN)/division rate CM07="0" MCD="XX16" CM21="0" Note 1 BCLK :f(XIN) CM07="0" MCD="1216" Middle-speed mode (divided-by-2, 3, 4, 6, 8, 10, 12, 14 and 16 mode) CM04="1" Note 3 Note 3 CM07="0" MCD="XX16" CM04="0" Note 1 Note 3 CM07="0" Note 1 MCD="XX16" Note CM07="1" 3 Note 2 Low-speed/low power dissipation mode Main clock is stopped Sub clock is oscillating Low power dissipation mode CM07="1" CM05="1" Note 2 Main clock is oscillating Sub clock is oscillating Low-speed mode CM05="1" BCLK :f(XCIN) BCLK :f(XCIN) CM07="1" CM07="1" CM05="0" Note 4 Ring oscillator/ring oscillator low power dissipation mode Ring oscillator is selected Main clock is stopped Sub clock is stopped Ring oscillator is selected Main clock is oscillating Sub clock is oscillating (stopped) Ring oscillator mode Ring oscillator low power dissipation mode BCLK: Ring oscillator clock/division rate CM21="1" CM05="1" CM05="1" CM04="0" CM05="0" (CM04="1") Note 1: Switch clocks after oscillation of main clock is fully stable. Note 2: Switch clocks after oscillation of sub clock is fully stable. Note 3: Set the desired division to the main clock division register (MCD). Note 4: Set to divided by 8 mode (MCD is set to "0816"). Figure 1.8.10. Clock transition 80 CM21="1" Note 1 BCLK :f(XIN)/division rate CM07="0" MCD="XX16" BCLK: Ring oscillator clock/division rate CM21="1" CM05="0" nt r de me Un elop v de Rev.B2 for proof reading Protection Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Protection The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 1.8.11 shows the protect register. The following registers are protected by the protect register. (1) Registers protected by PRC0 (bit 0) * System clock control registers 0 and 1 (addresses 000616 and 000716) * Main clock division register (address 000C16) * Oscillation stop detect register (address 000D16) * PLL control register 0 (address 037616) (2) Registers protected by PRC1 (bit 1) * Processor mode registers 0 and 1 (addresses 000416 and 000516) * Three-phase PWM control registers 0 and 1 (addresses 030816 and 030916) (3) Registers protected by PRC2 (bit 2) * Port P9 direction register (address 03C716) * Function select register A3 (address 03B516) (4) Registers protected by PRC3 (bit 3) * VDC control register for PLL (address 001716) * VDC control register 0 (address 001F16) If, after "1" (write-enabled) has been written to the PRC2, a value is written to any address, the bit automatically reverts to "0" (write-inhibited). Change port P9 input/output and function select register A3 immediately after setting "1" to PRC2. Interrupt and DMA transfer should not be inserted between instructions. However, the PRC0, PRC1 and PRC3 do not automatically return to "0" after a value has been written to an address. The program must therefore be written to return these bits to "0". 81 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Protect register b7 b6 b5 b4 b3 b2 b1 b0 Symbol PRCR Bit symbol PRC0 PRC1 PRC2 PRC3 Bit name Address 000A16 When reset XXXX00002 Function Protect bit 0 Enables writing to system clock control registers 0 and 1 (addresses 000616 and 000716), main clock division register (address 000C16), oscillation stop detect register (address 000D16) and PLL control register 0 (address 037616) 0 : Write-inhibited 1 : Write-enabled Protect bit 1 Enables writing to processor mode registers 0 and 1 (addresses 000416 and 000516) and threephase PWM control register 0 and 1 (addresses 030816 and 030916) 0 : Write-inhibited 1 : Write-enabled Enables writing to port P9 direction register ( address 03C716) and function select register A3 Protect bit 2 (address 03B516) (Note 1) 0 : Write-inhibited 1 : Write-enabled Protect bit 3 Enables writing to VDC control register for PLL ( address 001716), VDC control register 0 and 1 ( addresses 001F16 and 001B16) 0 : Write-inhibited (Note 2) 1 : Write-enabled R W A A A A Nothing is assigned. When write, set "0". When read, their contents are indeterminate. Note 1: Writing a value to an address after "1" is written to this bit returns the bit to "0". Other bits do not automatically return to "0" and they must therefore be reset by the program. Note 2: User cannot use. Writing to VDC control registers 0 and 1 (addresses 001F16, 001B16) is enabled so that a careful handling is required. Figure 1.8.11. Protect register 82 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts Interrupt Outline Types of Interrupts * Maskable interrupt * Non-maskable interrupt : An interrupt which can be disabled by the interrupt enable flag (I flag) or whose interrupt priority can be changed by priority level. : An interrupt which cannot be disabled by the interrupt enable flag (I flag) or whose interrupt priority cannot be changed by priority level. Figure 1.9.1 lists the types of interrupts. Hardware Special Interrupt Software Undefined instruction (UND instruction) Overflow (INTO instruction) BRK instruction BRK2 instruction INT instruction Reset NMI Watchdog timer Ocsillation stop detection Single step Address matched _______ Peripheral I/O*1 *1 Peripheral I/O interrupts are generated by the peripheral functions built into the microcomputer system. High-speed interrupt can be used as highest priority in peripheral I/O interrupts. Figure 1.9.1. Classification of interrupts Software Interrupts Software interrupts are generated by some instruction that generates an interrupt request when executed. Software interrupts are nonmaskable interrupts. (1) Undefined-instruction interrupt This interrupt occurs when the UND instruction is executed. (2) Overflow interrupt This interrupt occurs if the INTO instruction is executed when the O flag is 1. The following lists the instructions that cause the O flag to change: ABS, ADC, ADCF, ADD, ADDX, CMP, CMPX, DIV, DIVU, DIVX, NEG, RMPA, SBB, SCMPU, SHA, SUB, SUBX (3) BRK interrupt This interrupt occurs when the BRK instruction is executed. (4) BRK2 interrupt This interrupt occurs when the BRK2 instruction is executed. This interrupt is used exclusively for debugger purposes. You normally do not need to use this interrupt. 83 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts (5) INT instruction interrupt This interrupt occurs when the INT instruction is executed after specifying a software interrupt number from 0 to 63. Note that software interrupt numbers 7 to 54 and 57 are assigned to peripheral I/O interrupts. This means that by executing the INT instruction, you can execute the same interrupt routine as used in peripheral I/O interrupts. The stack pointer used in INT instruction interrupt varies depending on the software interrupt number. For software interrupt numbers 0 to 31, the U flag is saved when an interrupt occurs and the U flag is cleared to 0 to choose the interrupt stack pointer (ISP) before executing the interrupt sequence. The previous U flag before the interrupt occurred is restored when control returns from the interrupt routine. For software interrupt numbers 32 to 63, such stack pointer switchover does not occur. However, in peripheral I/O interrupts, the U flag is saved when an interrupt occurs and the U flag is cleared to 0 to choose ISP. Therefore movement of U flag is different by peripheral I/O interrupt or INT instruction in software interrupt number 32 to 54 and 57. Hardware Interrupts There are Two types of hardware Interrupts; special interrupts and Peripheral I/O interrupts. (1) Special interrupts Special interrupts are nonmaskable interrupts. * Reset ____________ * * * * * 84 A reset occurs when the RESET pin is pulled low. ______ NMI interrupt ______ This interrupt occurs when the NMI pin is pulled low. Watchdog timer interrupt This interrupt is caused by the watchdog timer. Ocsillation stop detect interrupt This interrupt is caused by the ocsillation stop detect function. It occurs when detecting the XIN ocsillation is stopped. Single-step interrupt This interrupt is used exclusively for debugger purposes. These interrupts normally do not need to use this interrupt. A single-step interrupt occurs when the D flag is set (= 1); in this case, an interrupt is generated each time an instruction is executed. Address-match interrupt This interrupt occurs when the program's execution address matches the contents of the address match register while the address match interrupt enable bit is set (= 1). This interrupt does not occur if any address other than the start address of an instruction is set in the address match register. nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts (2) Peripheral I/O interrupts A peripheral I/O interrupt is generated by one of the built-in peripheral functions. Built-in peripheral functions are dependent on classes of products, so the interrupt factors too are dependent on classes of products. The interrupt vector table is the same as the one for software interrupt numbers 7 through 54 and 57 the INT instruction uses. Peripheral I/O interrupts are maskable interrupts. * UART related interrupt (UART0 to 4) - UART transmission/NACK interrupt - UART reception/ACK interrupt - Bus collision detection, start/stop condition detection interrupts This is an interrupt that the serial I/O bus collision detection generates. When I2C mode is selected, start, stop condition interrupt is selected. * DMA0 through DMA3 interrupts * Key-input interrupt ___ A key-input interrupt occurs if an "L" is input to the KI pin. * A-D conversion interrupt (AD0, 1) * Timer A interrupt (TA0 to 4) * Timer B interrupt (TB0 to 5) _____ _______ ________ * INT interrupt (INT0 to INT5 ) _____ _____ An INT interrupt selects an edge sense or a level sense. In edge sense, an INT interrupt occurs if _____ _____ either a rising edge or a falling edge is input to the INT pin. In level sense, an INT interrupt occurs if _____ either a "H" level or a "L" level is input to the INT pin. * Intelligent I/O interrupt * CAN interrupt High-speed interrupts High-speed interrupts are interrupts in which the response is executed at 5 cycles and the return is 3 cycles. When a high-speed interrupt is received, the flag register (FLG) and program counter (PC) are saved to the save flag register (SVF) and save PC register (SVP) and the program is executed from the address shown in the vector register (VCT). Execute an FREIT instruction to return from the high-speed interrupt routine. High-speed interrupts can be set by setting "1" in the high-speed interrupt specification bit allocated to bit 3 of the exit priority register. Setting "1" in the high-speed interrupt specification bit makes the interrupt set to level 7 in the interrupt control register a high-speed interrupt. You can only set one interrupt as a high-speed interrupt. When using a high-speed interrupt, do not set multiple interrupts as level 7 interrupts. When using high speed interrupt, DMA II cannot be used. The interrupt vector for a high-speed interrupt must be set in the vector register (VCT). When using a high-speed interrupt, you can use a maximum of two DMAC channels. The execution speed is improved when register bank 1 is used with high speed interrupt register selected by not saving registers to the stack but to the switching register bank. In this case, switch register bank mode for high-speed interrupt routine. 85 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts Interrupts and Interrupt Vector Tables If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 1.9.2 shows the format for specifying the address. Two types of interrupt vector tables are available -- fixed vector table, in which addresses are fixed, and relocatable vector table, in which addresses can be varied by the setting. AAAAAAAA AAAAAAAA AAAAAAAA AAAAAAAA AAAAAAAA MSB LSB Vector address + 0 Low address Vector address + 1 Mid address Vector address + 2 High address Vector address + 3 0 0 16 Figure 1.9.2. Format for specifying interrupt vector addresses * Fixed vector tables The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFFDC16 to FFFFFF16. Each vector comprises four bytes. Set the first address of interrupt routine in each vector table. Table 1.9.1 shows the interrupts assigned to the fixed vector tables and addresses of vector tables. Table 1.9.1. Interrupt factors (fixed interrupt vector addresses) Interrupt source Vector table addresses Remarks Address (L) to address (H) Undefined instruction FFFFDC16 to FFFFDF16 Interrupt on UND instruction Overflow FFFFE016 to FFFFE316 Interrupt on INTO instruction BRK instruction FFFFE416 to FFFFE716 If contents of FFFFE716 is filled with FF16, program execution starts from the address shown by the vector in the relocatable vector table Address match FFFFE816 to FFFFEB16 There is an address-matching interrupt enable bit Watchdog timer FFFFF016 to FFFFF316 Share it with watchdog timer and oscillation stop detect NMI FFFFF816 to FFFFFB16 External interrupt by input to NMI pin Reset FFFFFC16 to FFFFFF16 interrupt _______ 86 _______ nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts * Vector table dedicated for emulator Table 1.9.2 shows interrupt vector address, which is vector table register dedicated for emulator (address 00002016 to 00002216). These instructions are not effected with interrupt enable flag (I flag) (non maskable interrupt). This interrupt is used exclusively for debugger purposes. You normally do not need to use this interrupt. Do not access the interrupt vector table register dedicated for emulator (address 00002016 to 00002216). Table 1.9.2. Interrupt vector table register for emulator Interrupt source Vector table addresses Remarks Address (L) to address (H) BRK2 instruction Interrupt vector table register for emulator Single step Interrupt for debugger 00002016 to 00002216 * Relocatable vector tables The addresses in the relocatable vector table can be modified, according to the user's settings. Indicate the first address using the interrupt table register (INTB). The 256-byte area subsequent to the address the INTB indicates becomes the area for the relocatable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table. Table 1.9.3 shows the interrupts assigned to the relocatable vector tables and addresses of vector tables. Set an even address to the start address of vector table setting in INTB so that operating efficiency is increased. 87 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts Table 1.9.3. Interrupt causes (variable interrupt vector addresses) (1/2) Softwear interrupt number 88 Vector table address Address(L)to address(H) (Note 1) (Note 2) Softwear interrupt number 0 +0 to +3 (000016 to 000316) Interrutp source Softwear interrupt number 7 Softwear interrupt number 8 Softwear interrupt number 9 Softwear interrupt number 10 Softwear interrupt number 11 Softwear interrupt number 12 Softwear interrupt number 13 Softwear interrupt number 14 Softwear interrupt number 15 Softwear interrupt number 16 Softwear interrupt number 17 Softwear interrupt number 18 Softwear interrupt number 19 Softwear interrupt number 20 Softwear interrupt number 21 Softwear interrupt number 22 Softwear interrupt number 23 Softwear interrupt number 24 Softwear interrupt number 25 Softwear interrupt number 26 Softwear interrupt number 27 Softwear interrupt number 28 Softwear interrupt number 29 Softwear interrupt number 30 Softwear interrupt number 31 Softwear interrupt number 32 Softwear interrupt number 33 Softwear interrupt number 34 Softwear interrupt number 35 Softwear interrupt number 36 Softwear interrupt number 37 Softwear interrupt number 38 Softwear interrupt number 39 +28 to +31 (001C16 to 001F16) +32 to +35 (002016 to 002316) +36 to +39 (002416 to 002716) +40 to +43 (002816 to 002B16) +44 to +47 (002C16 to 002F16) +48 to +51 (003016 to 003316) +52 to +55 (003416 to 003716) +56 to +59 (003816 to 003B16) +60 to +63 (003C16 to 003F16) +64 to +67 (004016 to 004316) +68 to +71 (004416 to 004716) +72 to +75 (004816 to 004B16) +76 to +79 (004C16 to 004F16) +80 to +83 (005016 to 005316) +84 to +87 (005416 to 005716) +88 to +91 (005816 to 005B16) +92 to +95 (005C16 to 005F16) +96 to +99 (006016 to 006316) +100 to +103 (006416 to 006716) +104 to +107 (006816 to 006B16) +108 to +111 (006C16 to 006F16) +112 to +115 (007016 to 007316) +116 to +119 (007416 to 007716) +120 to +123 (007816 to 007B16) +124 to +127 (007C16 to 007F16) +128 to +131 (008016 to 008316) +132 to +135 (008416 to 008716) +136 to +139 (008816 to 008B16) +140 to +143 (008C16 to 008F16) +144 to +147 (009016 to 009316) +148 to +151 (009416 to 009716) +152 to +155 (009816 to 009B16) +156 to +159 (009C16 to 009F16) Softwear interrupt number 40 +160 to +163 (00A016 to 00A316) Softwear interrupt number 41 +164 to +167 (00A416 to 00A716) Softwear interrupt number 42 Softwear interrupt number 43 Softwear interrupt number 44 Softwear interrupt number 45 Softwear interrupt number 46 Softwear interrupt number 47 Softwear interrupt number 48 Softwear interrupt number 49 Softwear interrupt number 50 Softwear interrupt number 51 Softwear interrupt number 52 Softwear interrupt number 53 Softwear interrupt number 54 +168 to +171 (00A816 to 00AB16) +172 to +175 (00AC16 to 00AF16) +176 to +179 (00B016 to 00B316) +180 to +183 (00B416 to 00B716) +184 to +187 (00B816 to 00BB16) +188 to +191 (00BC16 to 00BF16) +192 to +195 (00C016 to 00C316) +196 to +199 (00C416 to 00C716) +200 to +203 (00C816 to 00CB16) +204 to +207 (00CC16 to 00CF16) +208 to +211 (00D016 to 00D316) +212 to +215 (00D416 to 00D716) +216 to +219 (00D816 to 00DB16) A-D channel 1 DMA0 DMA1 DMA2 DMA3 Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 UART0 transmit/NACK (Note 3) UART0 receive/ACK (Note 3) UART1 transmit/NACK (Note 3) UART1 receive/ACK (Note 3) Timer B0 Timer B1 Timer B2 Timer B3 Timer B4 INT5 INT4 INT3 INT2 INT1 INT0 Timer B5 UART2 transmit/NACK (Note 3) UART2 receive/ACK (Note 3) UART3 transmit/NACK (Note 3) UART3 receive/ACK (Note 3) UART4 transmit/NACK (Note 3) UART4 receive/ACK (Note 3) Bus collision detection, start/stop condition detection (UART2)(Note 3) Bus collision detection, start/stop condition detection (UART3/UART0)(Note 3) Bus collision detection, start/stop condition detection (UART4/UART1)(Note 3) A-D channel 0 Key input interrupt Intelligent I/O interrupt 0 Intelligent I/O interrupt 1 Intelligent I/O interrupt 2 Intelligent I/O interrupt 3 Intelligent I/O interrupt 4 Intelligent I/O interrupt 5 Intelligent I/O interrupt 6 Intelligent I/O interrupt 7 Intelligent I/O interrupt 8 Intelligent I/O interrupt 9/CAN interrupt 0 Intelligent I/O interrupt 10/CAN interrupt 1 BRK instruction nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts Table 1.9.3. Interrupt causes (variable interrupt vector addresses) (2/2) Softwear interrupt number Vector table address Address(L)to address(H) (Note 1) Softwear interrupt number 55 +220 to +223 (00DC16 to 00DF16) Softwear interrupt number 56 +224 to +227 (00E016 to 00E316) Softwear interrupt number 57 +228 to +231 (00E416 to 00E716) Softwear interrupt number 58 (Note 2) +232 to +235 (00E816 to 00EB16) to to Softwear interrupt number 63 +252 to +255 (00FC16 to 00FF16) Interrutp source Softwea interrupt Softwea interrupt Intelligent I/O interrupt 11/CAN interrupt 2 Softwea interrupt Note 1: Address relative to address in interrupt table register (INTB). Note 2: Cannot be masked by I flag. Note 3: When IIC mode is selected, NACK/ACK, start/stop condition detection interrupts are selected. The fault error ____ interrupt is selected when SS pin is selected. Interrupt request reception The following lists the conditions under which an interrupt request is acknowledged: * Interrupt enable flag (I flag) =1 * Interrupt request bit =1 * Interrupt priority level > Processor interrupt priority level (IPL) The interrupt enable flag (I flag), the processor interrupt priority level (IPL), interrupt request bit and interrupt priority level select bit are all independent of each other, so they do not affect any other bit. There are I flag and IPL in flag register (FLG). This flag and bit are described below. Interrupt Enable Flag (I Flag) and processor Interrupt Priority Level (IPL) I flag is used to disable/enable maskable interrupts. When this flag is set (= 1), all maskable interrupts are enabled; when the flag is cleared to 0, they are disabled. This flag is automatically cleared to 0 after a reset. IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7. If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled. Table 1.9.4 shows interrupt enable levels in relation to the processor interrupt priority level (IPL). Table 1.9.4. IPL and Interrupt Enable Levels Processor interrupt priority level (IPL) Enabled interrupt priority levels IPL2 IPL1 IPL0 0 0 0 Interrupt levels 1 and above are enabled. 0 0 1 Interrupt levels 2 and above are enabled. 0 1 0 Interrupt levels 3 and above are enabled. 0 1 1 Interrupt levels 4 and above are enabled. 1 0 0 Interrupt levels 5 and above are enabled. 1 0 1 Interrupt levels 6 and above are enabled. 1 1 0 Interrupt levels 7 and above are enabled. 1 1 1 All maskable interrupts are disabled. 89 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts Interrupt control registers and Exit priority register Peripheral I/O interrupts have their own interrupt control registers. Figure 1.9.3 and 1.9.4 show the interrupt control registers and figure 1.9.5 shows exit priority register. Interrupt control register AA A AA AA AAAA AAA b7 b6 b5 b4 b3 b2 b1 b0 Symbol TAiIC(i=0 to 4) TBiIC(i=0 to 5) SiTIC(i=0 to 4) SiRIC(i=0 to 4) BCNiIC(i=0 to 4) DMiIC(i=0 to 3) ADiIC(i=0,1) KUPIC (i=0) IIOiIC(i=0 to 5) IIOiIC(i=6 to 11) CANiIC(i=0 to 2) Bit symbol ILVL0 Address 006C16, 008C16, 006E16, 008E16, 007016 009416, 007616, 009616, 007816, 009816, 006916 009016, 009216, 008916, 008B16, 008D16 007216, 007416, 006B16, 006D16, 006F16 007116, 009116, 008F16, 007116(Note 1), 009116(Note 2) 006816, 008816, 006A16, 008A16 007316, 008616 009316 007516, 009516, 007716, 009716, 007916, 009916 007B16, 009B16, 007D16, 009D16, 007F16, 008116 009D16, 007F16, 008116 Bit name Interrupt priority level select bit ILVL1 ILVL2 IR Interrupt request bit Function b2 b1 b0 000: 001: 010: 011: 100: 101: 110: 111: When reset XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 AA A A AAAA AA AA A A AAAA R W Level 0 (interrupt disabled) Level 1 Level 2 Level 3 Level 4 Level 5 Level 6 Level 7 0 : Interrupt not requested 1 : Interrupt requested Nothing is assigned. When write, set "0". When read, their contents are indeterminate. (Note 3) Note 1: UART0 bus collision and start/stop condition detection interrupt control register is shared with UART3. Note 2: UART1 bus collision and start/stop condition detection interrupt control register is shared with UART4. Note 3: This bit can only be accessed for reset (= 0), but cannot be accessed for set (= 1). Figure 1.9.3. Interrupt control register (1) 90 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts AA A A AA Interrupt control register b7 b6 b5 b4 b3 b2 b1 b0 Symbol INTiIC(i=0 to 2) INTiIC(i=3 to 5)(*1) Bit symbol ILVL0 Address 009E16, 007E16, 009C16 007C16, 009A16, 007A16 Bit name Function Interrupt priority level select bit ILVL1 ILVL2 IR Interrupt request bit POL Polarity select bit LVS Level sense/edge sense select bit When reset XX00 X0002 XX00 X0002 b2 b1 b0 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt not requested 1: Interrupt requested 0 : Selects falling edge or L level (Note 2) 1 : Selects rising edge or H level 0 : Edge sense 1 : Level sense (Note 3) AA A A A A AA AA AA AA R W (Note 1) Nothing is assigned. When write, set "0". When read, their contents are indeterminate. Note 1: This bit can only be accessed for reset (= 0), but cannot be accessed for set (= 1). Note 2: When related bit of external interrupt cause select register (address 031F16) are used for both edge, select the falling edge (=0). Note 3: When level sense is selected, set related bit of external interrupt cause select register (address 031F16) to one edge. *1 When using 16-bit data bus width in microprocessor mode or memory expansion mode, INT3 to INT5 are used for data bus. In this case, set the interrupt disabled to INT3IC, INT4IC and INT5IC. Figure 1.9.4. Interrupt control register (2) Bit 0 to 2: Interrupt Priority Level Select Bits (ILVL0 to ILVL2) Interrupt priority levels are set by ILVL0 to ILVL2 bits. When an interrupt request is generated, the interrupt priority level of this interrupt is compared with IPL. This interrupt is enabled only when its interrupt priority level is greater than IPL. This means that you can disable any particular interrupt by setting its interrupt priority level to 0. Bit 3: Interrupt Request Bit (IR) This bit is set (= 1) by hardware when an interrupt request is generated. The bit is cleared (= 0) by hardware when the interrupt request is acknowledged and jump to the interrupt vector. This bit can be cleared (= 0) (but never be set to 1) in software. 91 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts Exit priority register b7 b6 b5 b4 b3 b2 b1 b0 Symbol RLVL Bit symbol Bit name Interrupt priority set bits for exiting Stop/Wait state (Note 1) RLVL2 FSIT Function R W b2 b1 b0 RLVL0 RLVL1 When reset XX0X00002 Address 009F16 0 0 0 : Level 0 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt priority level 7 = normal High-speed interrupt interrupt set bit (Note 2) 1: Interrupt priority level 7 = high-speed interrupt Nothing is assigned. When write, set "0". When read, its content is indeterminate. DMA II DMA II select bit (Note 3) 0: Interrupt priority level 7 = normal interrupt or high-speed interrupt 1: Interrupt priority level 7 = DMA II transfer Nothing is assigned. When write, set "0". When read, their contents are indeterminate. Note 1: Exits the Stop or Wait mode when the requested interrupt priority level is higher than that set in the exit priority register. Set to the same value as the processor interrupt priority level (IPL) set in the flag register (FLG). Note 2: The high-speed interrupt can only be specified for interrupts with interrupt priority level 7. Specify interrupt priority level 7 for only one interrupt. Note 3: Do not set this bit to 0 after once setting it to 1. When this bit is 1, do not set the high-speed interrupt select bit to 0. (This cannot be used simultaneously with the high-speed interrupt.) Transfers by DMAC II are unaffected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). Figure 1.9.5. Exit priority register Bit 0 to 2: Interrupt priority set bits for exiting Stop/Wait state (RLVL0 to RLVL2) When using an interrupt to exit Stop mode or Wait mode, the relevant interrupt must be enabled and set to a priority level above the level set by the RLVL0 to RLVL2 bits. Set the RLVL0 to RLVL2 bits to the same level as the flag register (FLG) IPL. 92 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts Interrupt Sequence An interrupt sequence -- what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed -- is described here. If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SCMPU, SIN, SMOVB, SMOVF, SMOVU, SSTR, SOUT or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence. In the interrupt sequence, the processor carries out the following in sequence given: (1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 00000016 (address 00000216 when high-speed interrupt). After this, the related interrupt request bit is "0". (2) Saves the contents of the flag register (FLG) immediately before the start of interrupt sequence in the temporary register (Note) within the CPU. (3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to "0" (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed) (4) Saves the contents of the temporary register (Note) within the CPU in the stack area. Saves in the flag save register (SVF) in high-speed interrupt. (5) Saves the content of the program counter (PC) in the stack area. Saves in the PC save register (SVP) in high-speed interrupt. (6) Sets the interrupt priority level of the accepted instruction in the IPL. After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine. Note: This register cannot be utilized by the user. Interrupt Response Time 'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 1.9.6 shows the interrupt response time. Interrupt request generated Interrupt request acknowledged Time Instruction (a) Interrupt sequence Instruction in interrupt routine (b) Interrupt response time (a) The period from the occurrence of an interrupt to the completion of the instruction under execution. (b) The time required for executing the interrupt sequence. Figure 1.9.6. Interrupt response time 93 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts Time (a) varies with each instruction being executed. The DIVX instruction requires a maximum time of 29* cycles. Time (b) is shown in table 1.9.5. * It is when the divisor is immediate or register. When the divisor is memory, the following value is added. * Normal addressing :2+X * Index addressing :3+X * Indirect addressing : 5 + X + 2Y * Indirect index addressing : 6 + X + 2Y X is number of wait of the divisor area. Y is number of wait of the indirect address stored area. When X and Y are in odd address or in 8 bit bus area, double the value of X and Y. Table 1.9.5 Interrupt Sequence Execution Time Interrupt Peripheral I/O Interrupt vector address 16 bits data bus 8 bits data bus 14 cycles 16 cycles 16 cycles 16 cycles 12 cycles 14 cycles 14 cycles 14 cycles Even address (Note 2) 13 cycles 15 cycles Overflow Even address (Note 2) 14 cycles 16 cycles BRK instruction (Relocatable vector table) Even address 17 cycles 19 cycles 19 cycles 19 cycles 19 cycles 21 cycles Even address Odd address INT instruction (Note 1) Even address Odd address (Note 1) _______ NMI Watchdog timer Undefined instruction Address match Odd address Single step (Note 1) Even address (Note 2) BRK2 instruction BRK instruction (Fixed vector table) High-speed interrupt (Note 3) Vector table is internal register Note 1: Allocate interrupt vector addresses in even addresses as much as possible. Note 2: The vector table is fixed to even address. Note 3: The high-speed interrupt is independent of these conditions. 94 5 cycles nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts Changes of IPL When Interrupt Request Acknowledged When an interrupt request is acknowledged, the interrupt priority level of the acknowledged interrupt is set to the processor interrupt priority level (IPL). If an interrupt request is acknowledged that does not have an interrupt priority level, the value shown in Table 1.9.6 is set to the IPL. Table 1.9.6 Relationship between Interrupts without Interrupt Priority Levels and IPL Interrupt sources without interrupt priority levels Value that is set to IPL _______ Watchdog timer, NMI 7 Reset 0 Other Not changed Saving Registers In an interrupt sequence, only the contents of the flag register (FLG) and program counter (PC) are saved to the stack area. The order in which these contents are saved are as follows: First, the FLG register is saved to the stack area. Next, the 16 high-order bits and 16 low-order bits of the program counter expanded to 32-bit are saved. Figure 1.9.7 shows the stack status before an interrupt request is acknowledged and the stack status after an interrupt request is acknowledged. In a high-speed interrupt sequence, the contents of the flag register (FLG) are saved to the flag save register (SVF) and program counter (PC) are saved to PC save register (SVP). If there are any other registers you want to be saved, save them in software at the beginning of the interrupt routine. The PUSHM instruction allows you to save all registers except the stack pointer (SP) by a single instruction. In high speed interrupt, switch register bank, then register bank 1 is used as high speed interrupt register. In this case, switch register bank mode for high-speed interrupt routine. Stack area Address Address LSB MSB Stack area MSB LSB m-6 m-6 m-5 m-5 Program counter (PCL) Program counter (PC M) m-4 m-4 Program counter (PC H) m-3 m-3 m-2 m-2 m-1 m m+1 m-1 Content of previous stack Content of previous stack [SP] Stack pointer value before interrupt occurs Stack status before interrupt request is acknowledged m m+1 0 [SP] New stack pointer value 0 Flag register (FLGL) Flag register (FLG H) Content of previous stack Content of previous stack Stack status after interrupt request is acknowledged Figure 1.9.7. Stack status before and after an interrupt request is acknowledged 95 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts Return from Interrupt Routine As you execute the REIT instruction at the end of the interrupt routine, the contents of the flag register (FLG) and program counter (PC) that have been saved to the stack area immediately preceding the interrupt sequence are automatically restored. In high-speed interrupt, as you execute the FREIT instruction at the end of the interrupt routine, the contents of the flag register (FLG) and program counter (PC) that have been saved to the save registers immediately preceding the interrupt sequence are automatically restored. Then control returns to the routine that was under execution before the interrupt request was acknowledged, and processing is resumed from where control left off. If there are any registers you saved via software in the interrupt routine, be sure to restore them using an instruction (e.g., POPM instruction) before executing the REIT or FREIT instruction. When switching the register bank before executing REIT and FREIT instruction, switched to the register bank immediately before the interrupt sequence. Interrupt Priority If two or more interrupt requests are sampled active at the same time, the interrupt with the highest priority will be acknowledged. Maskable interrupts (Peripheral I/O interrupts) can be assigned any desired priority by setting the interrupt priority level select bit accordingly. If some maskable interrupts are assigned the same priority level, the priority between these interrupts are resolved by the priority that is set in hardware. Certain nonmaskable interrupts such as a reset (reset is given the highest priority) and watchdog timer interrupt have their priority levels set in hardware. Figure 1.9.8 lists the hardware priority levels of these interrupts. Software interrupts are not subjected to interrupt priority. They always cause control to branch to an interrupt routine whenever the relevant instruction is executed. Interrupt Resolution Circuit Interrupt resolution circuit selects the highest priority interrupt when two or more interrupt requests are sampled active at the same time. Figure 1.9.9 shows the interrupt resolution circuit. _______ Reset > NMI > Watchdog > Peripheral I/O > Single step > Address match Figure 1.9.8. Interrupt priority that is set in hardware 96 nt r de pme n o U el v de Rev.B2 for proof reading M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts High Mitsubishi Microcomputers Priority level of each interrupt Level 0 (initial value) A-D1 conversion DMA0 DMA1 Bus collision/start, stop condition(UART2) DMA2 Bus collision/start, stop condition/fault error (UART0,3) DMA3 Bus collision/start, stop condition/fault error (UART1,4) Timer A0 A-D0 conversion Timer A1 Key input interrupt Timer A2 Intelligent I/O interrupt 0 Timer A3 Intelligent I/O interrupt 1 Timer A4 Intelligent I/O interrupt 2 UART0 transmission/NACK Intelligent I/O interrupt 3 UART0 reception/ACK Intelligent I/O interrupt 4 UART1 transmission/NACK Intelligent I/O interrupt 5 UART1 reception/ACK Intelligent I/O interrupt 6 Timer B0 Intelligent I/O interrupt 7 Timer B1 Intelligent I/O interrupt 8 Timer B2 Intelligent I/O interrupt 9 /CAN interrupt 0 Timer B3 Intelligent I/O interrupt 10 /CAN interrupt 1 Timer B4 Intelligent I/O interrupt 11 /CAN interrupt 2 INT5 INT4 Stop/wait return interrupt level (RLVL) Interrupt request accepted. To CLK INT3 INT2 INT1 INT0 Timer B5 Processor interrupt priority level (IPL) Interrupt enable flag (I flag) Instruction fetch Address match UART2 transmission/NACK Interrupt request accepted. To CPU Watchdog timer UART2 reception/ACK DBC UART3 transmission/NACK NMI Reset UART3 reception/ACK UART4 transmission/NACK Low UART4 reception/ACK Priority of peripheral I/O interrupts (if priority levels are same) Figure 1.9.9. Interrupt resolution circuit 97 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts ______ INT Interrupts ________ ________ INT0 to INT5 are external input interrupts. The level sense/edge sense switching bits of the interrupt control register select the input signal level and edge at which the interrupt can be set to occur on input signal level and input signal edge. The polarity bit selects the polarity. With the external interrupt input edge sense, the interrupt can be set to occur on both rising and falling edges by setting the INTi interrupt polarity switch bit of the interrupt request select register (address 031F16) to "1". When you select both edges, set the polarity switch bit of the corresponding interrupt control register to the falling edge ("0"). When you select level sense, set the INTi interrupt polarity switch bit of the interrupt request select register (address 031F16) to "0". Figure 1.9.10 shows the interrupt request select register. External interrupt request cause select register AAA b7 b6 b5 b4 b3 b2 b1 b0 Symbol IFSR Bit symbol Address 031F16 When reset 0016 Bit name Function AA A AA A AA A AA A AA A AA A AA A AA A AA A AA A AA A IFSR0 INT0 interrupt polarity select bit (Note) 0 : One edge 1 : Both edges IFSR1 INT1 interrupt polarity select bit (Note) 0 : One edge 1 : Both edges IFSR2 INT2 interrupt polarity select bit (Note) 0 : One edge 1 : Both edges IFSR3 INT3 interrupt polarity select bit (Note) 0 : One edge 1 : Both edges IFSR4 INT4 interrupt polarity select bit (Note) 0 : One edge 1 : Both edges IFSR5 INT5 interrupt polarity select bit (Note) 0 : One edge 1 : Both edges IFSR6 UART0/3 interrupt cause select bit 0 : UART3 bus collision /start,stop detect/false error detect 1 : UART0 bus collision /start,stop detect/false error detect IFSR7 UART1/4 interrupt cause select bit 0 : UART4 bus collision /start,stop detect/false error detect 1 : UART1 bus collision /start,stop detect/false error detect R W Note :When level sense is selected, set this bit to "0". When both edges are selected, set the corresponding polarity switching bit of INT interrupt control register to "0" (falling edge). Figure 1.9.10. External interrupt request cause select register 98 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts ______ NMI Interrupt ______ ______ ______ An NMI interrupt is generated when the input to the P85/NMI pin changes from "H" to "L". The NMI interrupt is a non-maskable external interrupt. The pin level can be checked in the port P85 register (bit 5 at address 03C416). This pin cannot be used as a normal port input. Notes: ______ ______ ______ When not intending to use the NMI function, be sure to connect the NMI pin to VCC (pulled-up). The NMI interrupt is non-maskable. Because it cannot be disabled, the pin must be pulled up. Key Input Interrupt If the direction register of any of P104 to P107 is set for input and a falling edge is input to that port, a key input interrupt is generated. A key input interrupt can also be used as a key-on wakeup function for cancelling the wait mode or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as A-D input ports. Figure 1.9.11 shows the block diagram of the key input interrupt. Note that if an "L" level is input to any pin that has not been disabled for input, inputs to the other pins are not detected as an interrupt. Setting the key input interrupt disable bit (bit 7 at address 03AF16) to "1" disables key input interrupts from occurring, regardless of the setting in the interrupt control register. When "1" is set in the key input interrupt disable register, there is no input via the port pin even when the direction register is set to input. Port P104-P107 pull-up select bit Pull-up transistor Port P107 direction register Key input interrupt control register (address 009316) Port P107 direction register P107/KI3 Pull-up transistor Port P106 direction register Interrupt control circuit P106/KI2 Pull-up transistor Key input interrupt request Port P105 direction register P105/KI1 Pull-up transistor Port P104 direction register P104/KI0 Figure 1.9.11. Block diagram of key input interrupt 99 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts Address Match Interrupt An address match interrupt is generated when the address match interrupt address register contents match the program counter value. Four address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). Figure 1.9.12 shows the address match interrupt-related registers. Set the start address of an instruction to the address match interrupt register. Address match interrupt is not generated when address such as the middle of instruction or table data is set. Address match interrupt enable register b7 b6 b5 b4 b3 b2 b1 b0 Symbol AIER Address 000916 When reset XXXX00002 AAAAAAAAAAAAAA AAAAAAAAAAAAAA AA A AAAAAAAAAAAAAA AA A AAAAAAAAAAAAAA AA A AAAAAAAAAAAAAA AA A AAAAAAAAAAAAAA AA A AAAAAAAAAAAAAA Bit symbol Bit name AIER0 Address match interrupt 0 enable bit Function 0 : Interrupt disabled 1 : Interrupt enabled AIER1 Address match interrupt 1 enable bit 0 : Interrupt disabled 1 : Interrupt enabled AIER2 Address match interrupt 2 enable bit 0 : Interrupt disabled 1 : Interrupt enabled AIER3 Address match interrupt 3 enable bit 0 : Interrupt disabled 1 : Interrupt enabled RW Nothing is assigned. When write, set "0". When read, their contents are indeterminate. Address match interrupt register i (i = 0, 1) (b23) b7 (b16)(b15) b0 b7 (b8) b0 b7 b0 Symbol RMAD0 RMAD1 RMAD2 RMAD3 Function Address setting register for address match interrupt Figure 1.9.12. Address match interrupt-related registers 100 Address 001216 to 001016 001616 to 001416 001A16 to 001816 001E16 to 001C16 When reset 00000016 00000016 00000016 00000016 AAA Values that can be set 00000016 to FFFFFF16 R W nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts Intelligent I/O and CAN Interrupt Group 0 to 3 intelligent I/O interrupts and CAN interrupt are assigned to software interrupt numbers 44 to 54 and 57. As intelligent I/O interrupt request, there are base timer interrupt request signals, time measurement interrupt request signals, waveform generation interrupt request signals and interrupt request signals from various communication circuits. Figure 1.9.13 shows the intelligent I/O interrupts and CAN interrupt block diagram, figure 1.9.14 shows the interrupt request register and figure 1.9.15 shows interrupt enable register. AAA AAA AAA AAA AAA AAA AAA AAA AAA "0" D Interrupt request A Write "0" to interrupt request flag A Q R Write "0" to interrupt request flag B Interrupt request bit "0" D Interrupt request B "1" Interrupt enable bit A Q R D Q R "1" Interrupt enable bit B Cleared when an Interrupt request received "0" D Interrupt request n Write "0" to interrupt request flag n Q R "1" Interrupt enable bit n Interrupt request latch bit Interrupt request flag n=A to L Figure 1.9.13. Intelligent I/O and CAN interrupt block diagram When using the intelligent I/O or CAN interrupt as an starting factor for DMA II, the interrupt latch bit must be set to "0" in order to enable only the interrupt request factor used by the interrupt enable register. 101 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts Interrupt request register b7 b6 b5 b4 b3 b2 b1 b0 Symbol IIOiIR Bit symbol Address See below When reset 0000 000X2 Bit name Function R W Nothing is assigned. When write, set "0". When read, the content is indeterminate. 0 : Interrupt request not present 1 : Interrupt request present (Note) 0 : Interrupt request not present 1 : Interrupt request present (Note) Interrupt request flag 3 0 : Interrupt request not present 1 : Interrupt request presence (Note) IRF4 Interrupt request flag 4 0 : Interrupt request not present 1 : Interrupt request present (Note) IRF5 Interrupt request flag 5 0 : Interrupt request not present 1 : Interrupt request present (Note) IRF6 Interrupt request flag 6 0 : Interrupt request not present 1 : Interrupt request present (Note) IRF7 Interrupt request flag 7 0 : Interrupt request not present 1 : Interrupt request present (Note) IRF1 Interrupt request flag 1 IRF2 Interrupt request flag 2 IRF3 Note: "0" can be written. Interrupt request register table Symbol Address bit7 (IRF7) bit6 (IRF6) bit5 (IRF5) bit4 (IRF4) bit3 (IRF3) bit2 (IRF2) bit1 (IRF1) bit0 - IIO0IR 00A016 - - IIO1IR 00A116 - - SIO0r G0RI - SIO0t G0TO - PO13 TM02 - PO14 TM00/PO00 IIO2IR 00A216 - - SIO1r G1RI - - TM12/PO12 - IIO3IR 00A316 - IIO4IR 00A416 - - SIO1t G1TO PO27 PO10 TM03 - IIO5IR 00A516 BEAN0 BEAN1 - - - BT1 PO32 - SIO2r PO33 PO21 TM05/PO05 IIO6IR 00A616 - - - - SIO2t PO34 PO20 TM06 IIO7IR 00A716 - IE0 - - BT0 PO35 PO22 TM07 IIO8IR - 00A816 IE1 IE2 - BT2 PO36 PO23 TM11/PO11 - IIO9IR 00A916 CAN0 - - - PO31 PO24 PO15 - IIO10IR 00AA16 CAN1 - - - PO30 PO25 TM16/PO16 - IIO11IR 00AB16 CAN2 - - BT3 PO37 PO26 TM01/PO01 - BTi TMij POij SIOir/SIOit GiTO/GiRI BEANi IE CANi - TM17/PO17 TM04/PO04 - : Interrupt request from base timer of intelligent I/O group i : Interrupt request from time measurement function ch j of intelligent I/O group i : Interrupt request from waveform generator function ch j of intelligent I/O group i : Interrupt request from communication function of intelligent I/O group i (r:reception, t:transmission) : Interrupt request from HDLC data processing function of intelligent I/O group i (RI:reception input, TO:transmission output) : Interrupt request from special communication function of intelligent I/O group i (i=0,1) : Interrupt request from IEBus communication function of intelligent I/O group 2 : Interrupt request from AN communication function (i=0 to 2) : Nothing is assigned in this bit. Figure 1.9.14. Interrupt request registers Bit 1 to bit 7: Interrupt request flag (IRF1 to IRF7) To retain respective interrupt requests and judge interrupt kind occurred in the interrupt process routine. 102 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts Interrupt enable register b7 b6 b5 b4 b3 b2 b1 b0 Symbol IIOiIE Bit symbol Address See below When reset 0016 Bit name Function R W IRLT Interrupt request latch bit 0: Interrupt request is not latched(used by DMA II) 1: Interrupt request is latched(used by interrupt) ITE1 Interrupt enable bit 1 0: Interrupt of corresponding interrupt request flag (IRF1) disabled 1: Interrupt of corresponding interrupt request flag (IRF1) enabled ITE2 Interrupt enable bit 2 ITE3 Interrupt enable bit 3 ITE4 Interrupt enable bit 4 0: Interrupt of corresponding interrupt request flag (IRF4) disabled 1: Interrupt of corresponding interrupt request flag (IRF4) enabled ITE5 Interrupt enable bit 5 0: Interrupt of corresponding interrupt request flag (IRF5) disabled 1: Interrupt of corresponding interrupt request flag (IRF5) enabled ITE6 Interrupt enable bit 6 ITE7 Interrupt enable bit 7 0: Interrupt of corresponding interrupt request flag (IRF2) disabled 1: Interrupt of corresponding interrupt request flag (IRF2) enabled 0: Interrupt of corresponding interrupt request flag (IRF3) disabled 1: Interrupt of corresponding interrupt request flag (IRF3) enabled 0: Interrupt of corresponding interrupt request flag (IRF6) disabled 1: Interrupt of corresponding interrupt request flag (IRF6) enabled 0: Interrupt of corresponding interrupt request flag (IRF7) disabled 1: Interrupt of corresponding interrupt request flag (IRF7) enabled Interrupt request register table Address bit7 (ITE7) bit6 (ITE6) bit5 (ITE5) bit4 (ITE4) bit3 (ITE3) bit2 (ITE2) bit1 (ITE1) bit1 (IRLT) IIO0IE 00B016 - - IIO1IE 00B116 - - SIO0r G0RI - SIO0t G0TO - PO13 TM02 IRLT PO14 TM00/PO00 IIO2IE 00B216 - - SIO1r G1RI IRLT - TM12/PO12 - IIO3IE 00B316 - - SIO1t IRLT G1TO PO27 PO10 TM03 IIO4IE 00B416 BEAN0 BEAN1 IRLT - BT1 PO32 IIO5IE 00B516 - IIO6IE 00B616 - - - SIO2r PO33 PO21 TM05/PO05 IRLT - - SIO2t PO34 PO20 TM06 IIO7IE 00B716 IRLT IE0 - - BT0 PO35 PO22 TM07 IIO8IE IRLT 00B816 IE1 IE2 - BT2 PO36 PO23 TM11/PO11 IRLT IIO9IE 00B916 CAN0 - - - PO31 PO24 PO15 IRLT IIO10IE 00BA16 CAN1 - - - PO30 PO25 TM16/PO16 IRLT IIO11IE 00BB16 CAN2 - - BT3 PO37 PO26 TM01/PO01 IRLT Symbol BTi TMij POij SIOir/SIOit GiTO/GiRI BEANi IE CANi - TM17/PO17 TM04/PO04 IRLT : Interrupt request from base timer of intelligent I/O group i is enabled : Interrupt request from time measurement function ch j of intelligent I/O group i is enabled : Interrupt request from waveform generator function ch j of intelligent I/O group i is enabled : Interrupt request from communication function of intelligent I/O group i (r:reception, t:transmission) is enabled : Interrupt request from HDLC data processing function of intelligent I/O group i (RI:reception input, TO:transmission output) is enabled : Interrupt request from special communication function of intelligent I/O group i (i=0,1) is enabled : Interrupt request from IEBus communication function of intelligent I/O group 2 is enabled : Interrupt request from CAN communication function (i=0 to 2) is enabled : Nothing is assigned in this bit. (Set "0" to these bits.) Figure 1.9.15. Interrupt enable registers 103 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts Bit 0: Interrupt request latch bit (IRLT) An interrupt signal or latched signal of the interrupt signal is selected as an interrupt request signal. When the latched signal of an interrupt signal is used, this flag must be set to "0" after interrupt request flag is read in interrupt process routine, . If this flag is not set to "0" and interrupt process is completed, although interrupt request occurs again, interrupt will not occur. Bit 1 to bit 7: Interrupt enable bit (ITE 1 to ITE 7) To enable/disable respective interrupts. Precautions for Interrupts (1) Reading addresses 00000016 and 00000216 * When maskable interrupt occurs, CPU reads the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence from address 00000016. When a high-speed interrupt occurs, CPU reads from address 00000216. The interrupt request bit of the certain interrupt will then be set to "0". However, reading addresses 00000016 and 00000216 by software does not set request bit to "0". (2) Setting the stack pointer * The value of the stack pointer immediately after reset is initialized to 00000016. Accepting an interrupt before setting a value in the stack pointer may cause runaway. Be sure to set a value in the stack _______ pointer before accepting an interrupt. When using the NMI interrupt, initialize the stack point at the _______ beginning of a program. Any interrupt including the NMI interrupt is generated immediately after executing the first instruction after reset. Set an even number to the stack pointer. Set an even address to the stack pointer so that operating efficiency is increased. _______ (3) The NMI interrupt _______ * As for the NMI interrupt pin, this interrupt cannot be disabled. Connect it to the Vcc pin via a pull-up resistor if unused. _______ * The NMI pin also serves as P85, which is exclusively input. Reading the contents of the P8 register allows reading the pin value. Use the reading of this pin only for establishing the pin level at the time _______ when the NMI interrupt is input. _______ * A low level signal with more than 1 clock cycle (BCLK) is necessary for NMI pin. (4) External interrupt * Edge sense Either a low level or a high level for at least 250 ns is necessary for the signal input to pins INT0 to INT5 regardless of the CPU operation clock. * Level sense Either a low level or a high level of 1 cycle of BCLK + at least 200 ns width is necessary for the signal input to pins INT0 to INT5 regardless of the CPU operation clock. (When XIN=20MHz and no division mode, at least 250 ns width is necessary.) 104 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupts * When the polarity of the INT0 to INT5 pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, set the interrupt request bit to "0". Figure 1.9.12 shows the procedure for ______ changing the INT interrupt generate factor. Set the interrupt priority level to level 0 (Disable INTi interrupt) Set the polarity select bit Clear the interrupt request bit to "0" Set the interrupt priority level to level 1 to 7 (Enable the accepting of INTi interrupt request) ______ Figure 1.9.16. Switching condition of INT interrupt request (5) Rewrite the interrupt control register * When an instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register. Instructions : AND, OR, BCLR, BSET (6) Rewrite interrupt request register * When writing to "0" to this register, the following instructions must be used. Instructions : AND, BCLR 105 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Watchdog Timer Watchdog Timer The watchdog timer has the function of detecting when the program is out of control. The watchdog timer is a 15-bit counter which down-counts the clock derived by dividing the BCLK using the prescaler. Whether a watchdog timer interrupt is generated or reset is selected when an underflow occurs in the watchdog timer. Watchdog timer interrupt is selected when bit 6 (CM06) of the system control register 0 (address 000816) is "0" and reset is selected when CM06 is "1". No value other than "1" can be written in CM06. Once reset is selected (CM06="1"), watchdog timer interrupt cannot be selected by software. When XIN is selected for the BCLK, bit 7 (WDC7) of the watchdog timer control register (address 000F16) selects the prescaler division ratio (by 16 or by 128). When XCIN is selected as the BCLK, the prescaler is set for division by 2 regardless of WDC7. Therefore, the watchdog timer cycle can be calculated as follows. However, errors can arise in the watchdog timer cycle due to the prescaler. When XIN is selected in BCLK Watchdog timer cycle = Prescaler division ratio (16 or 128) x watchdog timer count (32768) BCLK When XCIN is selected in BCLK Watchdog timer cycle = Prescaler division ratio (2) x watchdog timer count (32768) BCLK For example, when BCLK is 20MHz and the prescaler division ratio is set to 16, the monitor timer cycle is approximately 26.2 ms, and approximately 17.5 ms when BCLK is 30MHz. The watchdog timer is initialized by writing to the watchdog timer start register (address 000E16) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E16). CM06 is initialized only at reset. After reset, watchdog timer interrupt is selected. The watchdog timer and the prescaler stop in stop mode, wait mode and hold status. After exiting these modes and status, counting starts from the previous value. In the stop mode, wait mode and hold state, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released. Figure 1.10.1 shows the block diagram of the watchdog timer. Figure 1.10.2 and 1.10.3 show the watchdog timer-related registers. Prescaler 1/16 BCLK 1/128 "CM07 = 0" "WDC7 = 0" "CM06=0" Watchdog timer interrupt request "CM07 = 0" "WDC7 = 1" Watchdog timer HOLD "CM06=1" "CM07 = 1" Reset 1/2 Write to the watchdog timer start register (address 000E16) RESET Figure 1.10.1. Block diagram of watchdog timer 106 Set to "7FFF16" n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Watchdog Timer Watchdog timer control register b7 b6 b5 b4 b3 b2 b1 b0 0 0 Symbol Address When reset WDC 000F16 000XXXXX2 Bit symbol Bit name Function R W High-order bit of watchdog timer WDC7 Reserved bit Must always be set to "0" Prescaler select bit 0 : Divided by 16 1 : Divided by 128 Watchdog timer start register b7 b0 Symbol WDTS Address 000E16 When reset Indeterminate Function R W The watchdog timer is initialized and starts counting after a write instruction to this register. The watchdog timer value is always initialized to "7FFF16" regardless of the value written. Figure 1.10.2. Watchdog timer control and start registers 107 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Watchdog Timer System clock control register 0 (Note 1) b7 b6 b5 b4 b3 b2 b1 b0 Symbol CM0 Bit symbol CM00 Address 000616 Bit name Clock output function select bit (Note 2) CM01 CM02 WAIT peripheral function clock stop bit When reset 0000 X0002 Function b1 b0 0 0 : I/O port P53 0 1 : fC output 1 0 : f8 output 1 1 : f32 output 0 : Do not stop peripheral clock in wait mode 1 : Stop peripheral clock in wait mode (Note 3) AA AA AA A A A A A A A AA A AA RW Nothing is assigned. When write, set "0". When read, their contents are indeterminate. Port XC select bit 0 : I/O port CM04 1 : XCIN-XCOUT generation (Note 4) CM05 Main clock (XIN-XOUT) stop bit (Note 5) 0 : Main clock On 1 : Main clock Off (Note 6) CM06 Watchdog timer function select bit 0 : Watchdog timer interrupt 1 : Reset (Note 7) CM07 System clock select bit (Note 8) 0 : XIN, XOUT 1 : XCIN, XCOUT Note 1: Set bit 0 of the protect register (address 000A16) to "1" before writing to this register. Note 2: The port P53 dose not function as an I/O port in microprocessor or memory expansion mode. When outputting ALE to P53 (bits 5 and 4 of processor mode register 0 is "01"), set these bits to "00". The port P53 function is not selected, even when you set "00" in microprocessor or memory expansion mode and bit 7 of the processor mode register 0 is "1". Note 3: fc32 is not included. When this bit is set to "1", PLL cannot be used in WAIT. Note 4: When XcIN-XcOUT is used, set port P86 and P87 to no pull-up resistance with the input port. Note 5: When entering the power saving mode, the main clock is stopped using this bit. To stop the main clock, set system clock stop bit (CM07) to "1" while an oscillation of sub clock is stable. Then set this bit to "1". When XIN is used after returning from stop mode, set this bit to "0". When this bit is "1", XOUT is "H". Also, the internal feedback resistance remains ON, so XIN is pulled up to XOUT ("H" level) via the feedback resistance. Note 6: When the main clock is stopped, the main clock division register (address 000C16) is set to the division by 8 mode. However, in ring oscillator mode, the main clock division register is not set to the division by 8 mode when XIN-XOUT is stopped by this bit. Note 7: When "1" has been set once, "0" cannot be written by software. Note 8: Set this bit "0" to "1" when sub clock oscillation is stable by setting CM04 to "1". Set this bit "1" to "0" when main clock oscillation is stable by setting CM05 to "0". Do not set CM04 and CM05 simultaneously. Figure 1.10.3. System clock control register 0 108 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC DMAC This microcomputer has four DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. DMAC is a function that transmit delete data of a source address (8 bits /16 bits) to a destination address when transmission request occurs. When using three or more DMAC channels, the register bank 1 and high-speed interrupt register are used as DMAC registers. If you are using three or more DMAC channels, you cannot use high-speed interrupts. The CPU and DMAC use the same data bus, but the DMAC has a higher bus access privilege than the CPU, and because of the use of cycle-steeling, operations are performed at high-speed from the occurrence of a transfer request until one word (16 bits) or 1 byte (8 bits) of data have been sent. Figure 1.11.1 shows the mapping of registers used by the DMAC. Table 1.11.1 shows DMAC specifications. Figures 1.11.2 to 1.11.5 show the structures of the registers used. As the registers shown in Figure 1.11.1 are allocated in the CPU, use LDC instruction when writing. When writing to DCT2, DCT3, DRC2, DRC3, DMA2 and DMA3, set register bank select flag (B flag) to "1" and use MOV instruction to set R0 to R3, A0 and A1 registers. When writing to DSA2 and DSA3, set register bank select flag (B flag) to "1" and use LDC instruction to set SB and FB registers. DMAC related registers DMD0 DMD1 DMA mode register 0, 1 DCT0 DCT1 DMA 0, 1 transfer count register DRC0 DRC1 DMA 0, 1 transfer count reload register DMA0 DMA1 DMA 0, 1 memory address register DSA0 DSA1 DMA 0, 1 SFR address register DRA0 DRA1 DMA 0, 1 memory address reload register When using three or more DMAC channels The register bank 1 is used as a DMAC register When using three or more DMAC channels The high-speed interrupt register is used as a DMAC register Flag save register DCT2 (R0) DMA2 transfer count register SVF DCT3 (R1) DMA3 transfer count register DRA2 (SVP) DMA2 memory address reload register DRC2 (R2) DMA2 transfer count reload register DRA1 (VCT) DMA3 memory address reload register DRC3 (R3) DMA3 transfer count reload register DMA2 (A0) DMA2 memory address register DMA3 (A1) DMA3 memory address register DSA2 (SB) DMA2 SFR address register DSA3 (FB) DMA3 SFR address register When using DMA2 and DMA3, use the CPU registers shown in parentheses. Figure 1.11.1. Register map using DMAC In addition to writing to the software DMA request bit to start DMAC transfer, the interrupt request signals output from the functions specified in the DMA request factor select bits are also used. However, in contrast to the interrupt requests, repeated DMA requests can be received, regardless of the interrupt flag. (Note, however, that the number of actual transfers may not match the number of transfer requests if the DMA request cycle is shorter than the DMR transfer cycle. For details, see the description of the DMAC request bit.) 109 n r de me Un elop v de t Rev.B2 for proof reading DMAC Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Table 1.11.1. DMAC specifications Item Specification No. of channels 4 (cycle steal method) Transfer memory space * From any address in the 16 Mbytes space to a fixed address (16 Mbytes space) * From a fixed address (16 Mbytes space) to any address in the 16 M bytes space Maximum No. of bytes transferred 128 Kbytes (with 16-bit transfers) or 64 Kbytes (with 8-bit transfers) ________ ________ DMA request factors (Note) Falling edge of INT0 to INT3 or both edge Timer A0 to timer A4 interrupt requests Timer B0 to timer B5 interrupt requests UART0 to UART4 transmission and reception interrupt requests A-D conversion interrupt requests Intelligent I/O interrupt Software triggers Channel priority DMA0 > DMA1 > DMA2 > DMA3 (DMA0 is the first priority) Transfer unit Transfer address direction 8 bits or 16 bits forward/fixed (forward direction cannot be specified for both source and destination simultaneously) Transfer mode * Single transfer Transfer ends when the transfer count register is "000016". * Repeat transfer When the transfer counter is "000016", the value in the transfer counter reload register is reloaded into the transfer counter and the DMA transfer is continued DMA interrupt request generation timing When the transfer counter register changes from "000116" to "000016". DMA startup * Single transfer Transfer starts when DMA transfer count register is more than "000116" and the DMA is requested after "012" is written to the channel i transfer mode select bits * Repeat transfer Transfer starts when the DMA is requested after "112" is written to the channel i transfer mode select bits DMA shutdown * Single transfer When "002" is written to the channel i transfer mode select bits and DMA transfer count register becomes "000016" by DMA transfer or write * Repeat transfer When "002" is written to the channel i transfer mode select bits Reload timing When the transfer counter register changes from "000116" to "000016" in repeat transfer mode. Reading / writing the register Registers are always read/write enabled. Number of DMA transfer cycles Between SFR and internal RAM : 3 cycles Between external I/O and external memory : minimum 3 cycles Note: DMA transfer doed not affect any interrupt. 110 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC DMAi request cause select register (i=0 to 3) b7 b6 b5 b4 b3 b2 b1 b0 Symbol DMiSL(i=0 to 3) Bit symbol Address 037816, 037916, 037A16, 037B16 Bit name When reset 0X0000002 Function R W DSEL0 DSEL1 DSEL2 Refer to function table DMA request cause select bit (Note 1) DSEL3 DSEL4 DSR If software trigger is selected, a DMA request Software DMA is generated by setting this bit to "1" (When request bit (Note 2) read, the value of this bit is always "0") Nothing is assigned. When write, set "0". When read, its content is indeterminate. DRQ 0 : Not requested DMA request bit (Note 2, 3) 1 : Requested Note 1: Set DMA inhibit before changing the DMA request cause. Set DRQ bit to "1" simultaneously. e.g.) MOV.B #083h, DMiSL ; Set timer A0 Note 2: When setting DSR to "1", set DRQ bit to "1" using OR instruction etc. simultaneously. e.g.) OR.B #0A0h, DMiSL Note 3: Do not write "0" to this bit. There is no need to clear the DMA request bit. Figure 1.11.2. DMAC register (1) 111 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC Table 1.11.2. DMAi request cause select register function Setting value b4 b3 b2 b1 b0 DMA request cause DMA0 DMA1 DMA2 DMA3 0 0 0 0 0 Software trigger 0 0 0 0 1 Falling edge of INT0 pin Falling edge of INT1 pin Falling edge of INT2 pin Falling edge of INT3 pin 0 0 0 1 0 Both edges of INT0 Both edges of INT1 Both edges of INT2 0 0 0 1 1 Timer A0 0 0 1 0 0 Timer A1 0 0 1 0 1 Timer A2 0 0 1 1 0 Timer A3 0 0 1 1 1 Timer A4 0 1 0 0 0 Timer B0 0 1 0 0 1 Timer B1 0 1 0 1 0 Timer B2 0 1 0 1 1 Timer B3 0 1 1 0 0 Timer B4 0 1 1 0 1 Timer B5 0 1 1 1 0 UART0 transmit 0 1 1 1 1 UART0 receive /ACK 1 0 0 0 0 UART1 transmit 1 0 0 0 1 UART1 receive /ACK 1 0 0 1 0 UART2 transmit 1 0 0 1 1 UART2 receive /ACK 1 0 1 0 0 UART3 transmit 1 0 1 0 1 UART3 receive /ACK 1 0 1 1 0 UART4 transmit 1 0 1 1 1 UART4 receive /ACK Both edges of INT3 (Note 1) (Note 1) (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) 1 1 0 0 0 A-D0 A-D1 A-D0 A-D1 1 1 0 0 1 Intelligent I/O interrupt control register 0 Intelligent I/O interrupt control register 7 Intelligent I/O interrupt control register 2 Intelligent I/O interrupt control register 9 1 1 0 1 0 Intelligent I/O interrupt control register 1 Intelligent I/O interrupt control register 8 Intelligent I/O interrupt control register 3 Intelligent I/O interrupt control register 10 1 1 0 1 1 Intelligent I/O interrupt control register 2 Intelligent I/O interrupt control register 9 Intelligent I/O interrupt control register 4 Intelligent I/O interrupt control register 11 1 1 1 0 0 Intelligent I/O interrupt control register 3 Intelligent I/O interrupt control register 10 Intelligent I/O interrupt control register 5 Intelligent I/O interrupt control register 0 1 1 1 0 1 Intelligent I/O interrupt control register 4 Intelligent I/O interrupt control register 11 Intelligent I/O interrupt control register 6 Intelligent I/O interrupt control register 1 1 1 1 1 0 Intelligent I/O interrupt control register 5 Intelligent I/O interrupt control register 0 Intelligent I/O interrupt control register 7 Intelligent I/O interrupt control register 2 1 1 1 1 1 Intelligent I/O interrupt control register 6 Intelligent I/O interrupt control register 1 Intelligent I/O interrupt control register 8 Intelligent I/O interrupt control register 3 Note 1: When INT3 pin is data bus in microprocessor mode, INT3 edge cannot be used as DMA3 request cause. Note 2: UARTi receive /ACK switched by setting of UARTi special mode register and UARTi special mode register 2 (i=0 to 3) 112 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC DMA mode register 0 (CPU internal register) b7 b6 b5 b4 b3 b2 b1 b0 Symbol DMD0 When reset 0016 Function Bit name Bit symbol Channel 0 transfer mode select bit b1 b0 BW0 Channel 0 transfer unit select bit 0 : 8 bits 1 : 16 bits RW0 Channel 0 transfer direction select bit 0 : Fixed address to memory (forward direction) 1 : Memory (forward direction) to fixed address MD10 Channel 1 transfer mode select bit b5 b4 BW1 Channel 1 transfer unit select bit 0 : 8 bits 1 : 16 bits RW1 Channel 1 transfer 0 : Fixed address to memory (forward direction) direction select bit 1 : Memory (forward direction) to fixed address MD00 MD01 MD11 0 0 : DMA inhibit 0 1 : Single transfer 1 0 : Must not be set 1 1 : Repeat transfer 0 0 : DMA inhibit 0 1 : Single transfer 1 0 : Must not be set 1 1 : Repeat transfer AA A A AA A AA A AA A AA A A A A AA R W DMA mode register 1 (CPU internal register) b7 b6 b5 b4 b3 b2 b1 b0 Symbol DMD1 Bit symbol MD20 MD21 When reset 0016 Function Bit name b1 b0 Channel 2 transfer 0 0 : DMA inhibit mode select bit 0 1 : Single transfer 1 0 : Must not be set 1 1 : Repeat transfer BW2 Channel 2 transfer 0 : 8 bits unit select bit 1 : 16 bits RW2 Channel 2 transfer 0 : Fixed address to memory (forward direction) direction select bit 1 : Memory (forward direction) to fixed address MD30 Channel 3 transfer b5 b4 0 0 : DMA inhibit mode select bit 0 1 : Single transfer 1 0 : Must not be set 1 1 : Repeat transfer MD31 BW3 Channel 3 transfer 0 : 8 bits unit select bit 1 : 16 bits RW3 Channel 3 transfer 0 : Fixed address to memory (forward direction) direction select bit 1 : Memory (forward direction) to fixed address A A AA A A AA A A A A A AA A AA A AA R W Figure 1.11.3. DMAC register (2) 113 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC DMAi transfer count register (i = 0 to 3) (CPU internal register) b15 b0 Symbol DCT0 (Note 2) DCT1 (Note 2) DCT2 (bank 1;R0) (Note 3) DCT3 (bank 1;R1) (Note 3) Function Set transfer number Address (CPU internal register) (CPU internal register) (CPU internal register) (CPU internal register) When reset XXXX16 XXXX16 000016 000016 Setting range AA R W 000016 to FFFF16 Note 1: When "0" is set to this register, data transfer is not done even if DMA is requested. Note 2: Use LDC instruction to write to this register. Note 3: When setting DCT2 and DCT3, set "1" to the register bank select flag (B flag) of flag register (FLG), then set desired value to R0 and R1 of register bank 1. Use MOV instruction to write to this register. DMAi transfer count reload register (i = 0 to 3) (CPU internal register) b15 b0 Symbol DRC0 (Note 1) DRC1 (Note 1) DRC2 (bank 1;R2) (Note 2) DRC3 (bank 1;R3) (Note 2) Function Set transfer number Address (CPU internal register) (CPU internal register) (CPU internal register) (CPU internal register) When reset XXXX16 XXXX16 000016 000016 Setting range 000016 to FFFF16 AA A A AA RW Note 1: Use LDC instruction to write to this register. Note 2: When setting DRC2 and DRC3, set "1" to the register bank select flag (B flag) of flag register (FLG), then set desired value to R2 and R3 of register bank 1. Use MOV instruction to write to this register. Figure 1.11.4. DMAC register (3) 114 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC DMAi memory address register (i = 0 to 3) (CPU internal register) b0 b23 Symbol DMA0 (Note 2) DMA1 (Note 2) DMA2 (bank 1;A0) (Note 3) DMA3 (bank 1;A1) (Note 3) Function Address (CPU internal register) (CPU internal register) (CPU internal register) (CPU internal register) Setting range Set source or destination memory address (Note 1) When reset XXXXXX16 XXXXXX16 00000016 00000016 AA A A AA R W 00000016 to FFFFFF16 (16 Mbytes area) Note 1: When the transfer direction select bit is "0" (fixed address to memory), this register is destination memory address. When the transfer direction select bit is "1" (memory to fixed address), this register is source memory address. Note 2: Use LDC instruction to write to this register. Note 3: When setting DMA2 and DMA3, set "1" to the register bank select flag (B flag) of flag register (FLG), and set desired value to A0 and A1 of register bank 1. Use MOV instruction to write to this register. DMAi SFR address register (i = 0 to 3) (CPU internal register) b0 b23 Symbol DSA0 (Note 2) DSA1 (Note 2) DSA2 (bank 1;SB) (Note 3) DSA3 (bank 1;FB) (Note 4) Function Address (CPU internal register) (CPU internal register) (CPU internal register) (CPU internal register) Setting range Set source or destination fixed address (Note 1) When reset XXXXXX16 XXXXXX16 00000016 00000016 AA RW 00000016 to FFFFFF16 (16 Mbytes area) Note 1: When the transfer direction select bit is "0" (fixed address to memory), this register is source fixed address. When the transfer direction select bit is "1" (memory to fixed address), this register is destination fixed address. Note 2: Use LDC instruction to write to this register. Note 3: When setting DSA2, set "1" to the register bank select flag (B flag) of flag register (FLG), and set desired value to SB of register bank 1. Use LDC instruction to write to this register. Note 4: When setting DSA3, set "1" to the register bank select flag (B flag) of flag register (FLG), and set desired value to FB of register bank 1. Use LDC instruction to write to this register. DMAi memory address reload register (i = 0 to 3) (Note 1) (CPU internal register) b23 b0 Symbol DRA0 DRA1 DRA2 (bank 1;SVP) (Note 2) DRA3 (bank 1;VCT) (Note 3) Function Set source or destination memory address Address (CPU internal register) (CPU internal register) (CPU internal register) (CPU internal register) Setting range When reset XXXXXX16 XXXXXX16 XXXXXX16 XXXXXX16 AA R W 00000016 to FFFFFF16 (16 Mbytes area) Note 1: Use LDC instruction to write to this register. Note 2: When setting DRA2, set desired value to save PC register (SVP). Note 3: When setting DRA3, set desired value to vector register (VCT). Figure 1.11.5. DMAC register (4) 115 n r de me Un elop v de t Rev.B2 for proof reading DMAC Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER (1) Transfer cycle The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses. In memory expansion mode and microprocessor mode, the number of read and write bus cycles also depends on the level of the BYTE pin. Also, the bus cycle is longer when software waits are inserted. (a) Effect of source and destination addresses When 16-bit data is transferred on a 16-bit data bus, and the source and destination both start at odd addresses, there are one more source read cycle and destination write cycle than when the source and destination both start at even addresses. (b) Effect of external data bus width control register When in memory expansion mode or microprocessor mode, the transfer cycle changes according to the data bus width at the source and destination. 1. When transferring 16 bits of data and the data bus width at the source and at the destination is 8 bits (data bus width bit = "0"), there are two 8-bit data transfers. Therefore, two bus cycles are required for reading and two cycles for writing. 2. When transferring 16 bits of data and the data bus width at the source is 8 bits (data bus width bit = "0") and the data bus width at the destination is 16 bits (data bus width bit = "1"), the data is read in two 8-bit blocks and written as 16-bit data. Therefore, two bus cycles are required for reading and one cycle for writing. 3. When transferring 16 bits of data and the data bus width at the source is 16 bits (data bus width bit = "1") and the data bus width at the destination is 8 bits (data bus width bit = "0"), 16 bits of data are read and written as two 8-bit blocks. Therefore, one bus cycle is required for reading and two cycles for writing. (c) Effect of software wait When the SFR area or a memory area with a software wait is accessed, the number of cycles is increased for the soffware wait by 1 bus cycle. The length of the cycle is determined by BCLK. Figure 1.11.6 shows the example of the transfer cycles for a source read. Figure 1.11.6 shows the destination is external area, the destination write cycle is shown as two cycle (one bus cycle) and the source read cycles for the different conditions. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating the transfer cycle, remember to apply the respective conditions to both the destination write cycle and the source read cycle. For example (2) in Figure 1.11.6, if data is being transferred in 16-bit units on an 8-bit bus, two bus cycles are required for both the source read cycle and the destination write cycle. 116 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC (1) *When 8-bit data is transferred *When 16-bit data is transferred on a 16-bit data bus and the source address is even BCLK Address bus CPU use Source Destination CPU use RD signal WR signal Data bus CPU use Destination Source CPU use (2) *When 16-bit data is transferred and the source address is odd *When 16-bit data is transferred and the width of data bus at the source is 8-bit (When the width of data bus at the destination is 8-bit, there are also two destination write cycles). BCLK Address bus CPU use Source Source + 1 CPU use Destination RD signal WR signal Data bus CPU use Source Source + 1 CPU use Destination (3) *When one wait is inserted into the source read under the conditions in (1) BCLK Address bus CPU use Source Destination CPU use RD signal WR signal Data bus CPU use Source CPU use Destination (4) *When one wait is inserted into the source read under the conditions in (2) (When 16-bit data is transferred and the width of data but at the destination is 8-bit, there are two destination write cycles). BCLK Address bus CPU use Source Source + 1 Destination CPU use RD signal WR signal Data bus CPU use Source Source + 1 Destination CPU use Note: The same timing changes occur with the respective conditions at the destination as at the source. Figure 1.11.6. Example of the transfer cycles for a source read 117 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC (2) DMAC transfer cycles Any combination of even or odd transfer read and write addresses is possible. Table 1.11.2 shows the number of DMAC transfer cycles. The number of DMAC transfer cycles can be calculated as follows: No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k Table 1.11.2. No. of DMAC transfer cycles Transfer unit 8-bit transfers (BWi = "0") 16-bit transfers (BWi = "1") Bus width Access address 16-bit (DSi = "1") 8-bit (DSi = "0") 16-bit (DSi = "1") 8-bit (DSi = "0") Even Odd Even Odd Even Odd Even Odd Memory expansion mode Microprocessor mode No. of read No. of write No. of read No. of write cycles cycles cycles cycles 1 1 1 1 1 1 1 1 -- -- 1 1 -- -- 1 1 1 1 1 1 2 2 2 2 -- -- 2 2 -- -- 2 2 Single-chip mode Coefficient j, k Internal memory External memory Internal ROM/RAM Internal ROM/RAM SFR area Separate bus Separate bus Separate bus Separate bus Multiplex bus No wait One wait No wait One wait Two waits Three waits Coefficient j 1 2 2 1 2 3 4 3 Coefficient k 1 2 2 2 2 3 4 3 DMA Request Bit The DMAC can issue DMA requests using preselected DMA request factors for each channel as triggers. The DMA transfer request factors include the reception of DMA request signals from the internal peripheral functions, software DMA factors generated by the program, and external factors using input from external interrupt signals. See the description of the DMAi factor selection register for details of how to select DMA request factors. DMA requests are received as DMA requests when the DMAi request bit is set to "1" and the channel i transfer mode select bits are "01" or "11". Therefore, even if the DMAi request bit is "1", no DMA request is received if the channel i transfer mode select bit is "00". In this case, DMAi request bit is cleared. Because the channel i transfer mode select bits default to "00" after a reset, remember to set the channel i transfer mode select bit for the channel to be activated after setting the DMAC related registers. This enables receipt of the DMA requests for that channel, and DMA transfers are then performed when the DMAi request bit is set. The following describes when the DMAi request bit is set and cleared. 118 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC (1) Internal factors The DMAi request flag is set to "1" in response to internal factors at the same time as the interrupt request bit of the interrupt control register for each factor is set. This is because, except for software trigger DMA factors, they use the interrupt request signals output by each function. The DMAi request bit is cleared to "0" when the DMA transfer starts or the DMA transfer is disabled (channel i transfer mode select bits are "00" and the DMAi transfer count register is "0"). (2) External factors ______ These are DMA request factors that are generated by the input edge from the INTi pin (where i indi______ cates the DMAC channel). When the INTi pin is selected by the DMAi request factor select bit as an external factor, the inputs from these pins become the DMA request signals. When an external factor is selected, the DMAi request bit is set, according to the function specified in the ______ DMA request factor select bit, on either the falling edge of the signal input via the INTi pins, or both edges. When an external factor is selected, the DMAi request bit is cleared, in the same way as the DMAi request bit is cleared for internal factors, when the DMA transfer starts or the DMA transfer is in disable state. (3) Relationship between external factor request input and DMAi request bits, and DMA transfer timing When the request inputs to DMAi occur in the same sampling cycle (between the falling edge of BCLK and the next falling edge), the DMAi request bits are set simultaneously, but if the DMAi enable bits are all set, DMA0 takes priority and the transfer starts. When one transfer unit is complete, the bus privilege is returned to the CPU. When the CPU has completed one bus access, DMA1 transfer starts, and, when one transfer unit is complete, the privilege is again returned to the CPU. The priority is as follows: DMA0 > DMA1 > DMA2 > DMA3. Figure 1.11.7. DMA transfer example by external factors shows what happens when DMA0 and DMA1 requests occur in the same sampling cycle. In this example, DMA transfer request signals are input simultaneously from external factors and the DMA transfers are executed in the minimum cycles. BCLK AAA AAA DMA0 A AA AAAAAAA A AA A DMA1 CPU INT0 AAA AAA AA AAA AAAA Bus priviledge acquired DMA0 request bit INT1 DMA1 request bit Figure 1.11.7. DMA transfer example by external factors 119 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC Precautions for DMAC (1) Do not clear the DMA request bit of the DMAi request cause select register. In M32C/83, when a DMA request is generated while the channel is disabled (Note), the DMA transfer is not executed and the DMA request bit is cleared automatically. Note :The DMA is disabled or the transfer count register is "0". (2) When DMA transfer is done by a software trigger, set DSR and DRQ of the DMAi request cause select register to "1" simultaneously using the OR instruction. e.g.) OR.B #0A0h, DMiSL ; DMiSL is DMAi request cause select register (3) When changing the DMAi request cause select bit of the DMAi request cause select register, set "1" to the DMA request bit, simultaneously. In this case, the corresponding DMA channel is set to disabled. At least 8 + 6 x N (N: enabled channel number) clock cycles are needed from the instruction to write to the DMAi request cause select bit to enable DMA. e.g.) When DMA request cause is changed to timer A0 and using DMA0 in single transfer after DMA initial setting push.w R0 ; Store R0 register stc DMD0, R0 ; Read DMA mode register 0 and.b #11111100b, R0L ; Clear DMA0 transfer mode select bit to "00" ldc R0, DMD0 ; DMA0 disabled mov.b #10000011b, DM0SL ; Select timer A0 ; (Write "1" to DMA request bit simultaneously) nop At least 8 + 6 x N cycles (N: enabled channel number) : ldc pop.w 120 R0, DMD0 R0 ; DMA0 enabled ; Restore R0 register n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC II DMAC II When requested by an interrupt from any peripheral I/O, the DMAC performs a memory-to-memory transfer, an immediate data transfer, or an arithmetic transfer (to transfer the sum of two data added). Specifications of DMAC II are shown in Table 1.12.1. Table 1.12.1 Specifications of DMAC II Item Specification Causes to activate DMAC II Interrupt request from any peripheral I/O whose interrupt priority is set to "level 7" by the Interrupt Control Register Transfer data (1) Memory -> memory (memory-to-memory transfer) (2) Immediate data -> memory (immediate data transfer) (3) Memory (or immediate data) + memory -> memory (arithmetic transfer) Unit of transfer Transferred in 8 or 16 bits Transfer space 64-Kbyte space at address up to 0FFFF16 Direction of transfer Fixed or forward address Can be selected individually for the source and the destination of transfer. Transfer mode (1) Single transfer (2) Burst transfer Chained transfer function Parameters (transfer count, transfer address, and other information) are switched over when the transfer counter reaches zero. Interrupt at end of transfer Interrupt is generated when the transfer counter reaches zero. Multiple transfer function Multiple data transfers can be performed by one DMA II transfer request generated. (Note) Note : When transfer unit is 16 bits and destination address is 0FFFF16, data is transfered to addresses 0FFFF16 and 1000016. When source address is 0FFFF16, data is transfered as in the previous. Settings of DMAC II DMAC II can be enabled for use by setting up the following registers and tables. * Exit Priority Register (address 009F16) * DMAC II Index * Interrupt Control Register for the peripheral I/O that requests a transfer by DMAC II * Relocatable Vector Table for the peripheral I/O that requests a transfer by DMAC II * When using an intelligent I/O or CAN interrupt, Interrupt Enable Register's interrupt request latch bit (bit 0) (1) Exit priority register (address 009F16) If this register's DMAC II select bit (bit 5) and fast interrupt select bit (bit 3) respectively are set to 1 and 0, DMAC II is activated by an interrupt request from any peripheral I/O whose interrupt priority is set to "level 7" by the interrupt priority level select bit. The configuration of the exit priority register is shown in Figure 1.12.1. 121 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC II Exit priority register b7 b6 b5 b4 b3 b2 b1 b0 Symbol RLVL Bit symbol Bit name Interrupt priority set bits for exiting Stop/Wait state (Note 1) RLVL2 FSIT Function R W b2 b1 b0 RLVL0 RLVL1 When reset XX0X00002 Address 009F16 0 0 0 : Level 0 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt priority level 7 = normal High-speed interrupt interrupt set bit (Note 2) 1: Interrupt priority level 7 = high-speed interrupt Nothing is assigned. When write, set "0". When read, its content is indeterminate. DMA II DMA II select bit (Note 3) 0: Interrupt priority level 7 = normal interrupt or high-speed interrupt 1: Interrupt priority level 7 = DMA II transfer Nothing is assigned. When write, set "0". When read, their contents are indeterminate. Note 1: Exits the Stop or Wait mode when the requested interrupt priority level is higher than that set in the exit priority register. Set to the same value as the processor interrupt priority level (IPL) set in the flag register (FLG). Note 2: The high-speed interrupt can only be specified for interrupts with interrupt priority level 7. Specify interrupt priority level 7 for only one interrupt. Note 3: Do not set this bit to 0 after once setting it to 1. When this bit is 1, do not set the high-speed interrupt select bit to 0. (This cannot be used simultaneously with the high-speed interrupt.) Transfers by DMAC II are unaffected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). Figure 1.12.1. Exit priority register 122 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC II (2) DMAC II Index The DMAC II Index is a data table, comprised of 8 to 18 bytes (max. 32 kbytes when multiple transfer function is selected), which contains such parameters as transfer mode, transfer counter, transfer source address (or immediate data), operation address, transfer destination address, chained transfer address, and end-of-transfer interrupt address. This DMAC II Index is located in the RAM area. Configuration of the DMAC II Index is shown in Figure 1.12.2. The configuration of the DMAC II Index by transfer mode is shown in Table 1.12.2. Memory-to-memory transfer, Immediate transfer, Arithmetic transfer Multiple transfer 16 bits DMAC II Index start address (BASE) 16 bits Transfer mode (MOD) BASE Transfer mode (MOD) BASE + 2 Transfer counter (COUNT) BASE + 2 Transfer counter (COUNT) BASE + 4 Transfer source address (or imm data)(SADR) BASE + 4 Transfer source address (SADR1) BASE + 6 Operation address (OADR) BASE + 6 Transfer destination address (DADR1) BASE + 8 Transfer destination address (DADR) BASE + 8 Transfer source address (SADR2) BASE + 10 Chained transfer address (CADR0) (Note2) BASE + 12 Chained transfer address (CADR1) (Note2) BASE + 14 End-of-transfer interrupt address (IADR0) BASE + 16 End-of-transfer interrupt address (IADR1) (Note1) BASE + 10 Transfer destination address (DADR2) (Note3) BASE + 28 Transfer source address (SADR7) (Note3) BASE + 30 Transfer destination address (DADR7) Note 1: Delete this data when not using the arithmetic transfer function. Note 2: Delete this data when not using the chained transfer function. Note 3: Delete this data when not using an end-of-transfer interrupt. Figure 1.12.2. DMAC II index * Transfer mode (MOD) This two-byte data sets DMAC II transfer mode. Configuration of transfer modes is shown in Figure 1.12.3. * Transfer counter (COUNT) This two-byte data sets the number of times transfer is performed. * Transfer source address (SADR) This two-byte data sets the memory address from which data is transferred or immediate data. * Operation address (OADR) This two-byte data sets the memory address to be operated on for calculation. This data is added to the table only when using the arithmetic transfer function. * Transfer destination address (DADR) This two-byte data sets the memory address to which data is transferred. * Chained transfer address (CADR) This four-byte data sets the DMAC II Index start address for the next DMAC II transfer to be performed. This data is added to the table only when using the chained transfer function. * End-of-transfer interrupt address (IADR) This four-byte data sets the jump address for end-of-transfer interrupt processing. This data is added to the table only when using an end-of-transfer interrupt. 123 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC II Table 1.12.2. The configuration of the DMAC II Index by transfer mode Transmit data Memory-to-memory transfer /immediate data transfer Arithmetic transfer Multiple transfer Chained transfer Not use Use Not use Use Not use Use Not use Use Cannot use Interrupt at end of transfer Not use Not use Use Use Not use Not use Use Use Cannot use DMAC II index MOD MOD MOD MOD MOD MOD MOD MOD MOD COUNT COUNT COUNT COUNT COUNT COUNT COUNT COUNT COUNT SADR SADR SADR SADR SADR SADR SADR SADR SADR1 DADR DADR DADR DADR OADR OADR OADR OADR DADR1 CADR0 IADR0 CADR0 DADR DADR DADR DADR CADR1 IADR1 CADR1 10 bytes CADR0 IADR0 CADR0 CADR1 IADR1 CADR1 SADRi 14 bytes 14 bytes IADR0 DADRi IADR1 i=1 to 7 Max. 32 bytes (when i=7) 8 bytes 12 bytes 12 bytes IADR0 IADR1 16 bytes 18 bytes Transfer mode(MOD) b15 (b7) b8 (b0)b7 b0 Bit symbol Bit name Function (MULT=0) SIZE Transfer unit select bit 0: 8 bits 1: 16 bits IMM Transfer data select bit 0: Immedeate data 1: Memory UPDS Transfer source 0: Fixed address direction select bit 1: Forward address UPDD Transfer distination 0: Fixed address direction select bit 1: Forward address OPER Alithmatic transfer 0: Not used /CNT0 function select bit 1: Used BRST Burst transfer /CNT1 select bit 0: Single transfer 1: Burst transfer 0: Interrupt not used INTE End of transfer /CNT2 interrupt select bit 1: Interrupt used CHAIN Chained transfer select bit Function (MULT=1) Must set to "1" b6 b5 b4 0 0 0: Do not set this 0 0 1: Once 0 1 0: Twice : : 1 1 0: 6 times 1 1 1: 7 times 0: Chained transfer not used Must set to "0" 1: Chained transfer used Nothing is assigned. When write, set "0". When read, their contents are indeterminate. MULT Figure 1.12.3. Transfer mode 124 Multiple transfer select bit 0: Not multiple transfer 1: Multiple transfer R W n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC II (3) Interrupt Control Register for Peripheral I/O For peripheral I/O interrupts used to request a transfer by DMAC II, set the Interrupt Control Register for each peripheral I/O to select "level 7" for their interrupt priority. (4) Relocatable Vector Table for Peripheral I/O In the relocatable vector table for each peripheral I/O that requests a transfer by DMAC II, set the DMAC II Index start address. (When using chained transfers, the relocatable vector table must be located in the RAM.) (5) Interrupt Enable Register's interrupt request latch bit (bit 0) When using an intelligent I/O or CAN interrupt to activate DMAC II, set to 0 the Interrupt Enable Register's interrupt request latch bit (bit 0) for the intelligent I/O or CAN interrupt that requests a transfer by DMAC II. Operation of DMAC II The DMAC II function is selected by setting the DMAC II select bit (bit 5 at address 009F16) to 1. All peripheral I/O interrupt requests which have had their interrupt priorities set to "level 7" by the Interrupt Control Register comprise DMAC II interrupt requests. These interrupt requests (priority level = 7) do not generate an interrupt, however. When an interrupt request is generated by any peripheral I/O whose interrupt priority is set to "level 7," DMAC II is activated no matter which state the I flag and processor interrupt priority level(IPL) is in. If an _______ interrupt request with higher priority than that (e.g., NMI or watchdog timer) occurs, this higher priority interrupt has precedence over and is accepted before DMAC II transfers. The pending DMAC II transfer is started after the interrupt processing sequence for that interrupt finishes. Transfer data DMAC II transfers data in units of 8 or 16 bits as described below. * Memory-to-memory transfer: Data is transferred from any memory location in the 64-Kbyte space to any memory location in the same space. * Immediate data transfer: Data is transferred as immediate data to any memory location in the 64Kbyte space. * Arithmetic transfer: Two 8 or16 bits of data are added together and the result is transferred to any memory location in the 64-Kbyte space. When transfer unit is 16 bits and destination address is 0FFFF16, data is transfered to addresses 0FFFF16 and 1000016. When source address is 0FFFF16, data is transfered as in the previous. 125 nt r de pme n o U el v de Rev.B2 for proof reading DMAC II Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER (1) Memory-to-memory transfer Data can be transferred from any memory location in the 64-Kbyte space to any memory location in the same space in one of the following four ways: * Transfer from a fixed address to another fixed address * Transfer from a fixed address to a variable address * Transfer from a variable address to a fixed address * Transfer from a variable address to another variable address If variable address mode is selected, the transfer address is incremented for the next DMA II transfer to be performed. When transferred in units of 8 bits, the transfer address is incremented by one; when transferred in units of 16 bits, the transfer address is incremented by two. If the transfer source or destination address exceeds 0FFFF16 as a result of address incrementation, the transfer source or destination address recycles back to 0000016. (2) Immediate data transfer Data is transferred as immediate data to any memory location in the 64-Kbyte space. A fixed or variable address can be selected for the transfer destination address. Store the immediate data in the DMAC II Index's transfer source address. When transferring 8-bit immediate data, set the data in the lower byte position of the transfer source address. (The upper byte is ignored.) (3) Arithmetic transfer Data in two memory locations of the 64-Kbyte space or immediate data and data in any memory location of the 64-Kbyte space are added together and the result is transferred to any memory location in the 64-Kbyte space. Set the memory location to be operated on or immediate data in the DMAC II Index's transfer source address field and the other memory location to be operated on in the DMAC II Index's operation address field. When performing this mode of transfer on two memory locations, a fixed or variable address can be selected for the transfer source and transfer destination addresses. If the transfer source address is chosen to be variable, the operation address also becomes variable. When performing this mode of transfer on immediate data and any memory location, a fixed or variable address can be selected for the transfer destination address. Transfer modes DMAC II supports single and burst transfers. Use the burst transfer select bit (bit 5) for transfer mode setup in the DMAC II index to choose single or burst transfer mode. Use the DMAC II index transfer counter to set the number of times a transfer is performed. Neither single transfer nor burst transfer is performed if the value "000016" is set in the transfer counter. (1) Single transfer For a DMAC II transfer request, 8 or 16 bits of data (one transfer unit) is transferred once. If the transfer source or transfer destination address is chosen to be variable, the next DMA II transfer is performed on an incremented memory address. The transfer counter is decremented by each DMA II transfer performed. When using the end-of-transfer interrupt facility, an end-of-transfer interrupt is generated at the time the transfer counter reaches zero. 126 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC II (2) Burst transfer For a DMAC II transfer request, data transfers are performed in succession a number of times as set by the DMAC II Index transfer counter. When using the end-of-transfer interrupt facility, an end-oftransfer interrupt is generated at the time a burst transfer finishes (i.e., when the transfer counter reaches zero after being decremented for each data transfer performed). (3) Multiple transfers For multiple transfers, use the multiple transfer select bit (bit 15) for transfer mode setup in the DMAC II Index. Setting this bit to 1 selects the multiple transfer function. For the multiple transfer function, memory to memory transfer can be performed. Multiple transfers are performed for one DMAC II transfer request received. Use DMAC II Index transfer mode bits 4-6 to set the number of transfers to be performed. (Setting these bits to 001 performs one transfer; setting these bits to 111 performs 7 transfers. Setting these bits to 000 is inhibited.) The transfer source and transfer destination addresses are alternately incremented beginning with the DMAC II Index BASE address + 4 (as many times as the number of transfers performed). When using multiple transfer function, arithmetic transfer, burst transfer, end-of-transfer interrupt and chained transfer cannot be used. (4) Chained transfer For chained transfers, use the chained transfer select bit (bit 7) for transfer mode setup in the DMAC II Index. Setting this bit to 1 selects the chained transfer function. The following describes how a chained transfer is performed. 1) When a DMA II transfer request (interrupt request from any peripheral I/O) is received, a DMAC II Index transfer is performed corresponding to the received request. 2) When the DMAC II Index transfer counter reaches zero, the chained transfer address in the DMAC II Index (i.e., the start address of the DMAC II Index that contains a description of the next DMAC II transfer to be performed) is written to the relocatable vector table for the peripheral I/O. 3) From the next DMA II transfer request on, transfers are performed based on the DMAC II Index indicated by the rewritten relocatable vector table of the peripheral I/O. Before the chained transfer function can be used, the relocatable vector table must be located in the RAM area. (5) End-of-transfer interrupt For end-of-transfer interrupts, use the end-of-transfer interrupt select bit (bit 6) for transfer mode setup in the DMAC II Index. Setting this bit to 1 selects the end-of-transfer interrupt function. Set the jump address for end-of-transfer interrupt processing in the DMAC II Index's end-of-transfer interrupt address field. An end-of-transfer interrupt is generated when the DMAC II Index transfer counter reaches zero. 127 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC II Execution time The number of DMAC II execution cycles is calculated by the equation below. For other than multiple transfers, t = 6 + (26 + A + B + C + D) X m + (4 + E) X n (cycles) For multiple transfers, t = 21 + (11 + B + C) X k (cycles) where A: If the source of transfer is immediate data, A = 0; if it is memory, A = -1 B: If the source address of transfer is a variable address, B = 0; if it is a fixed address, B = 1 C: If the destination address of transfer is a variable address, C = 0; if it is a fixed address, C = 1 D: If the arithmetic function is not selected, D = 0; if the arithmetic function is selected and the source of transfer is immediate data or fixed address memory, D = 7; if the arithmetic function is selected and the source of transfer is variable address memory, D = 8 E: If the chained transfer function is not selected, E = 0; if the chained transfer function is selected, E = 4 m: For single transfer, m = 1; for burst transfer, m = the value set by the transfer counter n: If the transfer count is one, n = 0; if the transfer count is two or greater, n = 1 k: Number of transfers set by transfer mode bits 4-7 The above equation applies only when all of the following conditions are met, however. * No bus wait states are inserted. * The DMAC II Index is set to an even address. * During word transfer, the transfer source address, transfer destination address, and operation address all are set to an even address. Note that the first instruction in end-of-transfer interrupt processing is executed 7 cycles after DMAC II transfers are completed. When using an end-of-transfer interrupt (transfer counter = 2) after performing a memory to memory single transfer twice from a variable source address to a fixed destination address, with the chained transfer function unselected A=0 B=1 C=0 D=0 E=0 First DMAC II transfer t=6+27X1+4X1=37 cycle Second DMAC II transfer t=6+27X1+4X0=33 cycle DMAC II transfer request Application program DMAC II transfer (First time) DMAC II transfer request Application program 37 cycles Transfer counter = 2 33 cycles 128 End of transfer interrupt program 8 cycles Transfer counter = 1 Down count of transfer counter Transfer counter = 1 Figure 1.12.4. Transfer Time DMAC II transfer (Second time) Down count of transfer counter Transfer counter = 0 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer Timer There are eleven 16-bit timers. These timers can be classified by function into timers A (five) and timers B (six). All these timers function independently. Figures 1.13.1 and 1.13.2 show the block diagram of timers. Clock prescaler f1 XIN 1/8 f8 1/2n f2n (n = 0 to 15 however, no division when n=0) Count source prescaler register 1/32 XCIN Clock prescaler reset flag (bit 7 at address 034116) set to "1" fC32 Reset f1 f8 f2n fC32 * Timer mode * One-shot mode * PWM mode Timer A0 interrupt TA0IN Noise filter Timer A0 * Event counter mode * Timer mode * One-shot mode * PWM mode TA1IN Noise filter Timer A1 interrupt Timer A1 * Event counter mode * Timer mode * One-shot mode * PWM mode Timer A2 interrupt TA2IN Noise filter Timer A2 * Event counter mode * Timer mode * One-shot mode * PWM mode Timer A3 interrupt TA3IN Noise filter Timer A3 * Event counter mode * Timer mode * One-shot mode * PWM mode Timer A4 interrupt TA4IN Noise filter Timer A4 * Event counter mode Timer B2 overflow Figure 1.13.1. Timer A block diagram 129 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer Clock prescaler f1 XIN 1/8 f8 1/2n f2n Count source prescaler register 1/32 XCIN Clock prescaler reset flag (bit 7 at address 034116) set to "1" fC32 Reset (n = 0 to 15 however, no division when n=0) f1 f8 f2n fC32 Timer B2 overflow (to timer A count source) * Timer mode * Pulse width measuring mode TB0IN Timer B0 interrupt Noise filter Timer B0 * Event counter mode * Timer mode * Pulse width measuring mode TB1IN Noise filter Timer B1 interrupt Timer B1 * Event counter mode * Timer mode * Pulse width measuring mode TB2IN Noise filter Timer B2 interrupt Timer B2 * Event counter mode * Timer mode * Pulse width measuring mode TB3IN Timer B3 interrupt Noise filter Timer B3 * Event counter mode * Timer mode * Pulse width measuring mode TB4IN Noise filter Timer B4 interrupt Timer B4 * Event counter mode * Timer mode * Pulse width measuring mode TB5IN Noise filter Timer B5 * Event counter mode Figure 1.13.2. Timer B block diagram 130 Timer B5 interrupt nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Timer A Figure 1.14.1 shows the block diagram of timer A. Figures 1.14.2 to 1.14.6 show the timer A-related registers. Except in event counter mode, timers A0 through A4 all have the same function. Use the timer Ai mode register (i = 0 to 4) bits 0 and 1 to choose the desired mode. Timer A has the four operation modes listed as follows: * Timer mode: The timer counts an internal count source. * Event counter mode: The timer counts pulses from an external source or a timer over flow. * One-shot timer mode: The timer outputs one effective pulse until the count reaches "000016". * Pulse width modulation (PWM) mode: The timer outputs pulses of a given width. Data bus high-order bits Clock source selection f1 f8 f32 Low-order 8 bits * Timer (gate function) fC32 AAAA A AAAA A A Data bus low-order bits * Timer * One shot * PWM High-order 8 bits Reload register (16) * Event counter Counter (16) Polarity selection Up count/down count Clock selection TAiIN (i = 0 to 4) Count start flag Always down count except in event counter mode (Address 034016) Down count TB2 overflow External trigger TAj overflow (j = i - 1. Note, however, that j = 4 when i = 0) Up/down flag (Address 034416) TAi Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Addresses 034716 034616 034916 034816 034B16 034A16 034D16 034C16 034F16 034E16 TAj Timer A4 Timer A0 Timer A1 Timer A2 Timer A3 TAk Timer A1 Timer A2 Timer A3 Timer A4 Timer A0 TAk overflow (k = i + 1. Note, however, that k = 0 when i = 4) TAiOUT Pulse output (i = 0 to 4) Toggle flip-flop Figure 1.14.1. Block diagram of timer A 131 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Timer Ai register (i = 0 to 4) (Note 1) (b15) b7 (b8) b0 b7 b0 Symbol Address TAi (i = 0 to 2) 034716,034616, 034916,034816, 034B16,034A16 TAi (i = 3, 4) 034D16,034C16, 034F16,034E16 Function Timer mode Event counter mode Values that can be set R W 000016 to FFFF16 16-bit counter (set to dividing ratio) 16-bit counter (set to dividing ratio) When reset Indeterminate Indeterminate (Note 2) One-shot timer mode 16-bit counter (set to one shot width) Pulse width modulation mode (16-bit PWM) 16-bit pulse width modulator (set to PWM pulse "H" width) Pulse width modulation mode (8-bit PWM) Low-order 8 bits : 8-bit prescaler (Note 5, 7) (set to PWM period) High-order 8 bits : 8-bit pulse width modulator (set to PWM pulse "H" width) (Note 6) 000016 to FFFF16 000016 to FFFF16 (Note 3) 000016 to FFFE16 (Note 4, 7) (Note 3) 0016 to FE16 (High-order address) 0016 to FF16 (Low-order address) (Note 3) Note 1: Read and write data in 16-bit units. Note 2: Counts pulses from an external source or timer overflow. Note 3: Use MOV instruction to write to this register. Note 4: When setting value is n, PWM period and "H" width of PWM pulse are as follows: PWM period : (216 - 1) / fi PWM pulse "H" width : n / fi Note 5: When setting value of high-order address is n and setting value of low-order address is m, PWM period and "H" width of PWM pulse are as follows: PWM period : (2 8 - 1) X (m + 1) / fi PWM pulse "H" width : (m + 1)n / fi Note 6: When the timer Ai register is set to "000016", the counter does not operate and the timer Ai interrupt request is not generated. When the pulse is set to output, the pulse does not output from the TAiOUT pin. Note 7: When the timer Ai register is set to "000016", the pulse width modulator does not operate and the output level of the TAiOUT pin remains "L" level, therefore the timer Ai interrupt request is not generated. This also occurs in the 8-bit pulse width modulator mode when the significant 8 high-order bits in the timer Ai register are set to "0016". Figure 1.14.2. Timer A-related registers (1) 132 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Timer Ai mode register (i = 0 to 4) b7 b6 b5 b4 b3 b2 b1 b0 Symbol TAiMR(i=0 to 4) Bit symbol TMOD0 Address 035616, 035716, 035816, 035916, 035A16 Bit name Operation mode select bit TMOD1 MR0 When reset 00000X002 Function R W b1 b0 0 0 : Timer mode 0 1 : Event counter mode 1 0 : One-shot timer mode 1 1 : Pulse width modulation (PWM) mode This bit is invalid in M32C/80 series. Port output control is set by the function select registers A, B and C. MR1 Function varies with each operation mode MR2 MR3 TCK0 TCK1 Count source select bit Function varies with each operation mode Count start flag b7 b6 b5 b4 b3 b2 b1 b0 Symbol TABSR Address 034016 Bit symbol Bit name When reset 0016 Function TA0S Timer A0 count start flag 0 : Stops counting 1 : Starts counting TA1S Timer A1 count start flag 0 : Stops counting 1 : Starts counting TA2S Timer A2 count start flag 0 : Stops counting 1 : Starts counting TA3S Timer A3 count start flag 0 : Stops counting 1 : Starts counting TA4S Timer A4 count start flag 0 : Stops counting 1 : Starts counting TB0S Timer B0 count start flag 0 : Stops counting 1 : Starts counting TB1S Timer B1 count start flag 0 : Stops counting 1 : Starts counting TB2S Timer B2 count start flag 0 : Stops counting 1 : Starts counting R W Figure 1.14.3. Timer A-related registers (2) 133 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Up/down flag (Note 1) b7 b6 b5 b4 b3 b2 b1 b0 Symbol UDF Address 034416 Bit symbol Bit name TA0UD Timer A0 up/down flag TA1UD Timer A1 up/down flag TA2UD Timer A2 up/down flag TA3UD TA4UD TA2P When reset 0016 Function AA A AA A AA A AA A AA A AA A A A A R W 0 : Down count 1 : Up count (Note 2) 0 : Down count 1 : Up count (Note 2) 0 : Down count 1 : Up count (Note 2) Timer A3 up/down flag 0 : Down count 1 : Up count (Note 2) Timer A4 up/down flag 0 : Down count 1 : Up count (Note 2) 0 : two-phase pulse signal processing disabled 1 : two-phase pulse signal processing enabled (Note 3) Timer A2 two-phase pulse signal processing select bit TA3P Timer A3 two-phase pulse signal processing select bit 0 : two-phase pulse signal processing disabled 1 : two-phase pulse signal processing enabled (Note 3) TA4P Timer A4 two-phase pulse signal processing select bit 0 : two-phase pulse signal processing disabled 1 : two-phase pulse signal processing enabled (Note 3) Note 1: Use MOV instruction to write to this register. Note 2: This specification becomes valid when the up/down flag content is selected for up/down switching cause. Note 3: When not using the two-phase pulse signal processing function, set the select bit to "0". One-shot start flag b7 b6 b5 b4 b3 b2 b1 b0 Symbol ONSF Address 034216 Bit symbol When reset 0016 Bit name Function AA A AA A AA A AA A AA A AA A AA A AA A AA A RW TA0OS Timer A0 one-shot start flag 0 : Invalid 1 : Timer start TA1OS Timer A1 one-shot start flag 0 : Invalid 1 : Timer start (Note 1) TA2OS Timer A2 one-shot start flag 0 : Invalid 1 : Timer start (Note 1) TA3OS Timer A3 one-shot start flag 0 : Invalid 1 : Timer start (Note 1) TA4OS Timer A4 one-shot start flag 0 : Invalid 1 : Timer start (Note 1) TAZIE TA0TGL Z phase input enable bit Timer A0 event/trigger select bit TA0TGH 0 : Invalid 1 : Valid b7 b6 (Note 1) 0 0 : Input on TA0IN is selected (Note 2) 0 1 : TB2 overflow is selected 1 0 : TA4 overflow is selected 1 1 : TA1 overflow is selected Note 1: When read, the value is "0". Note 2: Set the corresponding pin output function select register to I/O port, and port direction register to "0". Figure 1.14.4. Timer A-related registers (3) 134 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Trigger select register b7 b6 b5 b4 b3 b2 b1 b0 Symbol TRGSR Address 034316 Bit symbol TA1TGL Bit name Timer A1 event/trigger select bit TA1TGH TA2TGL Timer A2 event/trigger select bit TA2TGH TA3TGL Timer A3 event/trigger select bit TA3TGH TA4TGL When reset 0016 Timer A4 event/trigger select bit TA4TGH Function b1 b0 0 0 : Input on TA1IN is selected (Note) 0 1 : TB2 overflow is selected 1 0 : TA0 overflow is selected 1 1 : TA2 overflow is selected b3 b2 0 0 : Input on TA2IN is selected (Note) 0 1 : TB2 overflow is selected 1 0 : TA1 overflow is selected 1 1 : TA3 overflow is selected b5 b4 0 0 : Input on TA3IN is selected (Note) 0 1 : TB2 overflow is selected 1 0 : TA2 overflow is selected 1 1 : TA4 overflow is selected b7 b6 0 0 : Input on TA4IN is selected (Note) 0 1 : TB2 overflow is selected 1 0 : TA3 overflow is selected 1 1 : TA0 overflow is selected Note: Set the corresponding port function select register A to I/O port, and port direction register to "0". R W A A A A A A A A A Clock prescaler reset flag b7 b6 b5 b4 b3 b2 b1 b0 Symbol CPSRF Address 034116 Bit symbol Bit name When reset 0XXXXXXX2 Function RW Nothing is assigned. When write, set "0". When read, their contents are indeterminate. CPSR Clock prescaler reset flag 0 : Ignored 1 : Prescaler is reset (When read, the value is "0") A A Figure 1.14.5. Timer A-related registers (4) 135 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Count source prescaler register b7 b6 b5 b4 b3 b2 b1 b0 Symbol TCSPR Address 035F16 Bit symbol CNT0 When reset 0XXXXXXX2 Bit name Count value set bits CNT1 Function 0 0 0 0 : No division 0 0 0 1 : Division by 2 0 0 1 0 : Division by 4 0 0 1 1 : Division by 6 (Note 1) CNT2 1 1 0 1 : Division by 26 1 1 1 0 : Division by 28 1 1 1 1 : Division by 30 CNT3 Nothing is assigned. When write, set "0". When read, their contents are indeterminate. CST Count start bit Note 1: Set count start bit to "0" before writing to count value set bits. Note 2: When this bit is set to "0", divider circuit is inactive. Figure 1.14.6. Timer A-related registers (5) 136 0 : Stops counting 1 : Starts counting A AA A RW b3 b2 b1 b0 (Note 2) A nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A (1) Timer mode In this mode, the timer counts an internally generated count source. (See Table 1.14.1.) Figure 1.14.7 shows the timer Ai mode register in timer mode. Table 1.14.1. Specifications of timer mode Item Specification Count source f1, f8, f2n, fC32 Count operation * Down count * When the timer underflows, it reloads the reload register contents before continuing counting Divide ratio 1/(m+1) m : Set value Count start condition Count start flag is set (= 1) Count stop condition Count start flag is reset (= 0) Interrupt request generation timing When the timer underflows TAiIN pin function Programmable I/O port or gate input TAiOUT pin function Programmable I/O port or pulse output (Setting by corresponding function select registers A, B and C) Read from timer Write to timer Count value can be read out by reading timer Ai register * When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter * When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time) * Gate function Counting can be started and stopped by the TAiIN pin's input signal * Pulse output function Select function Each time the timer underflows, the TAiOUT pin's polarity is reversed Timer Ai mode register (i = 0 to 4) (Timer mode) b7 b6 b5 b4 b3 b2 b1 b0 Symbol TAiMR(i=0 to 4) Bit symbol TMOD0 TMOD1 Address 035616, 035716, 035816, 035916, 035A16 Bit name Operation mode select bit When reset 00000X002 Function R W b1 b0 0 0 : Timer mode MR0 This bit is invalid in M32C/80 series. Port output control is set by the function select registers A, B and C. MR1 Gate function select bit b4 b3 0 X : Gate function not available (Note 1) (TAiIN pin is a normal port pin) 1 0 : Timer counts only when TAiIN (Note 2) pin is held "L" 1 1 : Timer counts only when TAiIN (Note 2) pin is held "H" MR2 MR3 0 (Set to "0" in timer mode) TCK0 Count source select bit TCK1 b7 b6 0 0 : f1 0 1 : f8 1 0 : f2n 1 1 : fC32 (Note 3) Note 1: X value can be "0" or "1". Note 2: Set the corresponding function select register A to I/O port, and port direction register to "0". Note 3: n = 0 to 15. n is set by the count source prescaler register (address 035F16). Figure 1.14.7. Timer Ai mode register in timer mode 137 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A (2) Event counter mode In this mode, the timer counts an external signal or an internal timer's overflow. Timers A0 and A1 can count a single-phase external signal. Timers A2, A3, and A4 can count a single-phase and a two-phase external signal. Table 1.14.2 lists timer specifications when counting a single-phase external signal. Table 1.14.3 lists timer specifications when counting a two-phase external signal. Figure 1.14.8 shows the timer Ai mode register in event counter mode. Table 1.14.2. Timer specifications in event counter mode (when not processing two-phase pulse signal) Item Count source Specification * External signals input to TAiIN pin (effective edge can be selected by software) * TB2 overflows or underflows, TAj overflows or underflows Count operation * Up count or down count can be selected by external signal or software * When the timer overflows or underflows, it reloads the reload register contents before continuing counting (Note) Divide ratio * 1/ (FFFF16 - n + 1) for up count * 1/ (n + 1) for down count Count start condition Count start flag is set (= 1) Count stop condition Count start flag is reset (= 0) n : Set value Interrupt request generation timing The timer overflows or underflows TAiIN pin function Programmable I/O port or count source input TAiOUT pin function Programmable I/O port, pulse output, or up/down count select input (Setting by corresponding function select registers A, B and C) Read from timer Count value can be read out by reading timer Ai register Write to timer * When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter * When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time) Select function * Free-run count function Even when the timer overflows or underflows, the reload register content is not reloaded to it * Pulse output function Each time the timer overflows or underflows, the TAiOUT pin's polarity is reversed Note: This does not apply when the free-run function is selected. 138 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Timer Ai mode register (i = 0 to 4) (Event counter mode) b7 b6 b5 b4 b3 b2 b1 b0 Symbol TAiMR(i=0 to 4) Bit symbol Address 035616, 035716, 035816, 035916, 035A16 Function Bit name TMOD0 Operation mode select bit TMOD1 (When not using two-phase pulse signal processing) When reset 00000X002 Function (When using two-phase pulse signal processing) R W b1 b0 0 1 : Event counter mode (Note 1) MR0 This bit is invalid in M32C/80 series. Port output control is set by the function select registers A, B and C. MR1 Count polarity select bit (Note 2) MR2 Up/down 1 (Set to "1" when using 0 : Up/down flag's content switching cause 1 : TAiOUT pin's input signal two-phase pulse signal select bit (Note 3) processing) MR3 0 (Set to "0" in Event counter mode) TCK0 Count operation 0 : Reload type 1 : Free-run type type select bit TCK1 Two-phase pulse 0 (Set to "0" when not signal processing using two-phase pulse operation select bit (Note 4,Note 5) signal processing) 0 : Counts external 0 (Set to "0" when using signal's falling edges two-phase pulse signal 1 : Counts external processing) signal's rising edges 0 : Normal processing operation 1 : Multiply-by-4 processing operation Note 1: Count source is select by the event/trigger select bit (addresses 034216, 034316) in event counter mode. Note 2: This bit is valid when only counting an external signal. Note 3: Set the corresponding function select register A to I/O port, and port direction register to "0". Signal of TAiOUT pin counts down at the time of "L" and counts up at the time of "H". Note 4: This bit is valid for timer A3 mode register. Timer A0 and A1 can be "0" or "1". Timer A2 is fixed to normal processing operation and timer A4 is fixed to multiply-by-4 processing operation. Note 5: When performing two-phase pulse signal processing, make sure the two-phase pulse signal processing operation select bit (address 034416) is set to "1". Also, always be sure to set the event/trigger select bit (address 034316) to "00". Figure 1.14.8. Timer Ai mode register in event counter mode 139 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Table 1.14.3. Timer specifications in event counter mode Item Specification Count source Two-phase pulse signals input to TAiIN or TAiOUT pin Count operation * Up count or down count can be selected by two-phase pulse signal * When the timer overflows or underflows, the reload register content is reloaded and the timer starts over again (Note 1) Divide ratio * 1/ (FFFF16 - n + 1) for up count * 1/ (n + 1) for down count Count start condition n : Set value Count start flag is set (= 1) Count stop condition Count start flag is reset (= 0) Interrupt request generation timing Timer overflows or underflows TAiIN pin function Two-phase pulse input TAiOUT pin function Two-phase pulse input (Set corresponding function select register A for I/O port) Read from timer Count value can be read out by reading timer A2, A3, or A4 register Write to timer * When counting stopped When a value is written to timer A2, A3, or A4 register, it is written to both reload register and counter * When counting in progress When a value is written to timer A2, A3, or A4 register, it is written to only reload register. (Transferred to counter at next reload time.) Select function (Note 2) * Normal processing operation (TimerA2 and timer A3) The timer counts up rising edges or counts down falling edges on the TAiIN pin when input signal on the TAiOUT pin is "H" TAiOUT TAiIN (i=2,3) Up count Up count Up count Down count Down count Down count * Multiply-by-4 processing operation (TimerA3 and timer A4) If the phase relationship is such that the TAiIN pin goes "H" when the input signal on the TAiOUT pin is "H", the timer counts up rising and falling edges on the TAiOUT and TAiIN pins. If the phase relationship is such that the TAiIN pin goes "L" when the input signal on the TAiOUT pin is "H", the timer counts down rising and falling edges on the TAiOUT and TAiIN pins. TAiOUT Count up all edges Count down all edges TAiIN (i=3,4) Count up all edges Count down all edges (when processing two-phase pulse signal with timers A2, A3, and A4) Note 1: This does not apply when the free-run function is selected. Note 2: Timer A3 is selectable. Timer A2 is fixed to normal processing operation and timer A4 is fixed to multiply-by-4 operation. 140 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A * Counter Resetting by Two-Phase Pulse Signal Processing This function resets the timer counter to "0" when the Z-phase (counter reset) is input during twophase pulse signal processing. This function can only be used in timer A3 event counter mode, two-phase pulse signal processing, free-run type, and multiply-by-4 processing. The Z phase is input to the INT2 pin. When the Z-phase input enable bit (bit 5 at address 034216) is set to "1", the counter can be reset by Z-phase input. For the counter to be reset to "0" by Z-phase input, you must first write "000016" to the timer A3 register (addresses 034D16 and 034C16). The Z-phase is input when the INT2 input edge is detected. The edge polarity is selected by the INT2 polarity switch bit (bit 4 at address 009C16). The Z-phase must have a pulse width greater than 1 cycle of the timer A3 count source. Figure 1.14.9 shows the relationship between the two-phase pulse (A phase and B phase) and the Z phase. The counter is reset at the count source following Z-phase input. Figure 1.14.10 shows the timing at which the counter is reset to "0". Note that timer A3 interrupt requests occur successively two times when timer A3 underflow and INT2 input reload occures at the same time. Do not use timer A3 interrupt request when this function is used. TA3OUT (A phase) TA3IN (B phase) Count source INT2 (Note) (Z phase) The pulse must be wider than this width. Note: When the rising edge of INT2 is selected. Figure 1.14.9. The relationship between the two-phase pulse (A phase and B phase) and the Z phase TA3OUT (A phase) TA3IN (B phase) Count source INT2 (Note) (Z phase) Count value m m+1 1 Becoming "0" at this timing. 2 3 4 5 Note: When the rising edge of INT2 is selected. Figure 1.14.10. The counter reset timing 141 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A (3) One-shot timer mode In this mode, the timer operates only once. (See Table 1.14.4.) When a trigger occurs, the timer starts up and continues operating for a given period. Figure 1.14.11 shows the timer Ai mode register in oneshot timer mode. Table 1.14.4. Timer specifications in one-shot timer mode Item Specification Count source f1, f8, f2n, fC32 Count operation * The timer counts down * When the count reaches 000016, the timer stops counting after reloading a new count * If a trigger occurs when counting, the timer reloads a new count and restarts counting Divide ratio 1/n n : Set value Count start condition * An external trigger is input * The timer overflows * The one-shot start flag is set (= 1) Count stop condition * A new count is reloaded after the count has reached 000016 * The count start flag is reset (= 0) Interrupt request generation timing The count reaches 000016 TAiIN pin function Programmable I/O port or trigger input TAiOUT pin function Programmable I/O port or pulse output (Setting by corresponding function select registers A, B and C) Read from timer When timer Ai register is read, it indicates an indeterminate value Write to timer * When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter * When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time) 142 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Timer Ai mode register (i = 0 to 4) (One-shot timer mode) b7 b6 b5 b4 b3 b2 b1 b0 Symbol TAiMR(i=0 to 4) Address 035616, 035716, 035816, 035916, 035A16 Bit symbol Bit name TMOD0 Operation mode select bit TMOD1 When reset 00000X002 AA A AA A AA A AA A AA A AA A AA A AA A RW Function b1 b0 1 0 : One-shot timer mode MR0 This bit is invalid in M32C/80 series. Port output control is set by the function select registers A, B and C. MR1 External trigger select bit 0 : Falling edge of TAiIN pin's input signal (Note 2) (Note 1) 1 : Rising edge of TAiIN pin's input signal (Note 2) MR2 Trigger select bit MR3 0 (Set to "0" in one-shot timer mode) TCK0 Count source select bit TCK1 - - 0 : One-shot start flag is valid 1 : Selected by event/trigger select register b7 b6 0 0 : f1 0 1 : f8 1 0 : f2n 1 1 : fC32 Note 1: Valid only when the TAiIN pin is selected by the event/trigger select bit (addresses 034216 and 034316). If timer overflow is selected, this bit can be "1" or "0". Note 2: Set the corresponding function select register A to I/O port, and port direction register to "0". Note 3: n = 0 to 15. n is set by the count source prescaler register (address 035F16). (Note 3) Figure 1.14.11. Timer Ai mode register in one-shot timer mode 143 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A (4) Pulse width modulation (PWM) mode In this mode, the timer outputs pulses of a given width in succession. (See Table 1.14.5.) In this mode, the counter functions as either a 16-bit pulse width modulator or an 8-bit pulse width modulator. Figure 1.14.12 shows the timer Ai mode register in pulse width modulation mode. Figure 1.14.13 shows the example of how a 16-bit pulse width modulator operates. Figure 1.14.14 shows the example of how an 8bit pulse width modulator operates. Table 1.14.5. Timer specifications in pulse width modulation mode Item Specification Count source f1, f8, f2n, fC32 Count operation * The timer counts down (operating as an 8-bit or a 16-bit pulse width modulator) * The timer reloads a new count at a rising edge of PWM pulse and continues counting * The timer is not affected by a trigger that occurs when counting 16-bit PWM * High level width * Cycle time 8-bit PWM Count start condition (216-1) n / fi n : Set value / fi fixed * High level width n (m+1) / fi n : values set to timer Ai register's high-order address * Cycle time (28-1) (m+1) / fi m:values set to timer Ai register's low-order address * External trigger is input * The timer overflows * The count start flag is set (= 1) Count stop condition * The count start flag is reset (= 0) Interrupt request generation timing PWM pulse goes "L" TAiIN pin function Programmable I/O port or trigger input TAiOUT pin function Pulse output (TAiOUT is selected by corresponding function select registers A, B and C) Read from timer When timer Ai register is read, it indicates an indeterminate value Write to timer * When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter * When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time) 144 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Timer Ai mode register (i = 0 to 4) (Pulse width modulator mode) b7 b6 b5 b4 b3 b2 b1 b0 Symbol TAiMR(i=0 to 4) Bit symbol TMOD0 TMOD1 Address 035616, 035716, 035816, 035916, 035A16 Bit name Operation mode select bit When reset 00000X002 Function b1 b0 AA A AA A AA A AA A AA A AA A AA A AA A R W 1 1 : Pulse width modulator (PWM) mode MR0 This bit is invalid in M32C/80 series. Port output control is set by the function select registers A, B and C. MR1 External trigger select bit 0: Falling edge of TAiIN pin's input signal (Note 2) (Note 1) MR2 Trigger select bit MR3 16/8-bit PWM mode select bit TCK0 Count source select bit TCK1 - - 1: Rising edge of TAiIN pin's input signal (Note 2) 0: Count start flag is valid 1: Selected by event/trigger select register 0: Functions as a 16-bit pulse width modulator 1: Functions as an 8-bit pulse width modulator b7 b6 0 0 : f1 0 1 : f8 1 0 : f2n 1 1 : fC32 Note 1: Valid only when the TAiIN pin is selected by the event/trigger select bit (addresses 034216 and 034316). If timer overflow is selected, this bit can be "1" or "0". Note 2: Set the corresponding function select register A to I/O port, and port direction register to "0". Note 3: n = 0 to 15. n is set by the count source prescaler register (address 035F16). (Note 3) Figure 1.14.12. Timer Ai mode register in pulse width modulation mode 145 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Condition : Reload register = 000316, when external trigger (rising edge of TAiIN pin input signal) is selected 1 / fi X (2 16 - 1) Count source "H" TAiIN pin input signal "L" Trigger is not generated by this signal 1 / fi X n PWM pulse output from TAiOUT pin "H" Timer Ai interrupt request bit "1" "L" "0" fi : Frequency of count source (f1, f8, f2n, fC32) Cleared to "0" when interrupt request is accepted, or cleared by software Note: n = 000016 to FFFE16. Figure 1.14.13. Example of how a 16-bit pulse width modulator operates Condition : Reload register high-order 8 bits = 0216 Reload register low-order 8 bits = 0216 External trigger (falling edge of TAiIN pin input signal) is selected 1 / fi X (m + 1) X (2 8 - 1) Count source (Note1) TAiIN pin input signal "H" AAAAAAAAAAAAAAA AAAAAAAAAAAAAAA "L" 1 / fi X (m + 1) "H" Underflow signal of 8-bit prescaler (Note2) "L" 1 / fi X (m + 1) X n PWM pulse output from TAiOUT pin "H" Timer Ai interrupt request bit "1" "L" "0" fi : Frequency of count source (f1, f8, f2n, fC32) Cleared to "0" when interrupt request is accepted, or cleaerd by software Note 1: The 8-bit prescaler counts the count source. Note 2: The 8-bit pulse width modulator counts the 8-bit prescaler's underflow signal. Note 3: m = 0016 to FF16; n = 0016 to FE16. Figure 1.14.14. Example of how an 8-bit pulse width modulator operates 146 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer B Timer B Figure 1.15.1 shows the block diagram of timer B. Figures 1.15.2 and 1.15.4 show the timer B-related registers. Use the timer Bi mode register (i = 0 to 5) bits 0 and 1 to choose the desired mode. Timer B has three operation modes listed as follows: * Timer mode: The timer counts an internal count source. * Event counter mode: The timer counts pulses from an external source or a timer overflow. * Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width. Data bus high-order bits Data bus low-order bits Clock source selection High-order 8 bits Low-order 8 bits f1 * Timer * Pulse period/pulse width measurement f8 f32 fC32 Reload register (16) Counter (16) * Event counter Count start flag Polarity switching and edge pulse TBiIN (i = 0 to 5) (address 034016) Counter reset circuit Can be selected in only event counter mode TBi Timer B0 Timer B1 Timer B2 Timer B3 Timer B4 Timer B5 TBj overflow (j = i - 1. Note, however, j = 2 when i = 0, j = 5 when i = 3) Address 035116 035016 035316 035216 035516 035416 031116 031016 031316 031216 031516 031416 TBj Timer B2 Timer B0 Timer B1 Timer B5 Timer B3 Timer B4 Figure 1.15.1. Block diagram of timer B Timer Bi register (i = 0 to 6) (Note 1) (b15) b7 (b8) b0 b7 b0 Symbol Address TBi (i = 0 to 2) 035116,035016, 035316,035216, 035516,035416 TBi (i = 3 to 5) 031116,031016, 031316,031216, 031516,031416 Function Timer mode 16-bit counter (set to dividing ratio) Event counter mode 16-bit counter (set to dividing ratio) When reset Indeterminate Indeterminate Values that can be set RW 000016 to FFFF16 (Note 2) 000016 to FFFF16 Pulse period / pulse width Measures a pulse period or width measurement mode Note 1: Read and write data in 16-bit units. Note 2: Counts external pulses input or a timer overflow. Figure 1.15.2. Timer B-related registers (1) 147 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer B Timer Bi mode register (i = 0 to 5) b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address When reset TBiMR(i=0 to 5) 035B16, 035C16, 035D16, 031B16, 031C16, 031DB16 00XX00002 Bit symbol TMOD0 Bit name Operation mode select bit TMOD1 R W Function b1 b0 0 0 : Timer mode 0 1 : Event counter mode 1 0 : Pulse period/pulse width measurement mode 1 1 : Don't set it up MR0 MR1 Function varies with each operation mode MR2 (Note 1) (Note 2) MR3 TCK0 TCK1 Count source select bit Function varies with each operation mode Note 1: Bit 4 is valid only by timer B0 and timer B3. Note 2: In timer B1, timer B2, timer B4 and timer B5, nothing is assigned by bit 4(There is not R/W). When write, set "0". When read, its content is indeterminate. Count start flag b7 b6 b5 b4 b3 b2 b1 b0 Symbol TABSR Address 034016 Bit symbol Bit name Function TA0S Timer A0 count start flag 0 : Stops counting 1 : Starts counting TA1S Timer A1 count start flag 0 : Stops counting 1 : Starts counting TA2S Timer A2 count start flag 0 : Stops counting 1 : Starts counting TA3S Timer A3 count start flag 0 : Stops counting 1 : Starts counting TA4S Timer A4 count start flag 0 : Stops counting 1 : Starts counting TB0S Timer B0 count start flag 0 : Stops counting 1 : Starts counting TB1S Timer B1 count start flag 0 : Stops counting 1 : Starts counting TB2S Timer B2 count start flag 0 : Stops counting 1 : Starts counting Figure 1.15.3. Timer B-related registers (2) 148 When reset 0016 R W nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer B Timer B3, B4,B5 count start flag b7 b6 b5 b4 b3 b2 b1 b0 Symbol TBSR Bit symbol Address 030016 When reset 000XXXXX2 Bit name Function R W Nothing is assigned. When write, set "0". When read, its content is indeterminate. TB3S Timer B3 count start flag 0 : Stops counting 1 : Starts counting TB4S Timer B4 count start flag 0 : Stops counting 1 : Starts counting TB5S Timer B5 count start flag 0 : Stops counting 1 : Starts counting Clock prescaler reset flag b7 b6 b5 b4 b3 b2 b1 b0 Symbol CPSRF Bit symbol Address 034116 Bit name When reset 0XXXXXXX2 Function RW Nothing is assigned. When write, set "0". When read, their contents are indeterminate. CPSR Clock prescaler reset flag 0 : Ignored 1 : Prescaler is reset (When read, the value is "0") A A Figure 1.15.4. Timer B-related registers (3) 149 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer B (1) Timer mode In this mode, the timer counts an internally generated count source. (See Table 1.15.1.) Figure 1.15.5 shows the timer Bi mode register in timer mode. Table 1.15.1. Timer specifications in timer mode Item Specification Count source f1, f8, f2n, fC32 Count operation * Counts down * When the timer underflows, it reloads the reload register contents before continuing counting Divide ratio 1/(m+1)m : Set value Count start condition Count start flag is set (= 1) Count stop condition Count start flag is reset (= 0) Interrupt request generation timing The timer underflows TBiIN pin function Programmable I/O port Read from timer Count value is read out by reading timer Bi register Write to timer * When counting stopped When a value is written to timer Bi register, it is written to both reload register and counter * When counting in progress When a value is written to timer Bi register, it is written to only reload register (Transferred to counter at next reload time) AA A AA A Timer Bi mode register (i = 0 to 5) (Timer mode) b7 b6 b5 b4 b3 b2 b1 b0 Symbol TBiMR(i=0 to 5) Bit symbol TMOD0 TMOD1 MR0 MR1 Address 035B16, 035C16, 035D16, 031B16, 031C16, 031D16 Bit name Operation mode select bit Function MR3 TCK0 R b1 b0 0 0 : Timer mode Invalid in timer mode. Can be "0" or "1". 0 (Set to "0" in timer mode) MR2 (Note 1) (Note 2) Nothing is assigned. (i = 1, 2, 4, 5) When write, set "0". When read, its content is indeterminate. Invalid in timer mode. When write, set "0". When read in timer mode, its content is indeterminate. Count source select bit TCK1 b7 b6 0 0 : f1 0 1 : f8 1 0 : f2n 1 1 : fC32 (Note 3) Note 1: R/W is valid only in timer B0 and timer B3. Note 2: In timer B1, timer B2, timer B4 and timer B5, nothing is assigned by bit 4(There is not R/W). When write, set "0". When read, its content is indeterminate. Note 3: n = 0 to 15. n is set by the count source prescaler register (address 035F16). Figure 1.15.5. Timer Bi mode register in timer mode 150 A A A A AA AA AA AA AA AA When reset 00XX00002 W nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer B (2) Event counter mode In this mode, the timer counts an external signal or an internal timer's overflow. (See Table 1.15.2.) Figure 1.15.6 shows the timer Bi mode register in event counter mode. Table 1.15.2. Timer specifications in event counter mode Item Specification * External signals input to TBiIN pin Effective edge of count source can be a rising edge, a falling edge, or falling and rising edges as selected by software * TBj overflows or underflows Count operation * Counts down * When the timer underflows, it reloads the reload register contents before continuing counting Divide ratio 1/(n+1) n : Set value Count start condition Count start flag is set (= 1) Count stop condition Count start flag is reset (= 0) Interrupt request generation timing The timer underflows TBiIN pin function Count source input (Set the corresponding function select register A to I/O port.) Read from timer Count value can be read out by reading timer Bi register Write to timer * When counting stopped When a value is written to timer Bi register, it is written to both reload register and counter * When counting in progress When a value is written to timer Bi register, it is written to only reload register (Transferred to counter at next reload time) Count source AA AA Timer Bi mode register (i = 0 to 5) (Event counter mode) b7 b6 b5 b4 b3 b2 b1 b0 Symbol TBiMR(i=0 to 5) Bit symbol TMOD0 TMOD1 MR0 MR1 MR2 Address 035B16, 035C16, 035D16, 031B16, 031C16, 031D16 Bit name Function Operation mode select bit b1 b0 Count polarity select bit b3 b2 0 1 : Event counter mode When reset 00XX00002 A A A AA A AA AA AA R W 0 0 : Counts external signal's falling edges 0 1 : Counts external signal's rising edges 1 0 : Counts external signal's falling and rising edges (Note 1) 1 1 : Inhibited 0 (Set to "0" in event counter mode) (Note 2) Nothing is assigned. (i = 1, 2, 4, 5) (Note 3) When write, set "0". When read, its content is indeterminate. MR3 TCK0 TCK1 Invalid in event counter mode. When write, set "0". When read in event counter mode, its content is indeterminate. Invalid in event counter mode. Can be "0" or "1". Event clock select bit 0 : Input from TBiIN pin 1 : TBj overflow Note 1: Valid only when input from the TBiIN pin is selected as the event clock. If timer's overflow is selected, this bit can be "0" or "1". Note 2: R/W is valid only in timer B0 and timer B3. Note 3: In timer B1, timer B2, timer B4 and timer B5, nothing is assigned by bit 4(There is not R/W). When write, set "0". When read, its content is indeterminate. Note 4: Set the corresponding function select register A to I/O port, and port direction register to "0". Note 5: j = i - 1; however, j = 2 when i = 0, j = 5 when i = 3. AA AA (Note 4) (Note 5) Figure 1.15.6. Timer Bi mode register in event counter mode 151 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer B (3) Pulse period/pulse width measurement mode In this mode, the timer measures the pulse period or pulse width of an external signal. (See Table 1.15.3.) Figure 1.15.7 shows the timer Bi mode register in pulse period/pulse width measurement mode. Figure 1.15.8 shows the operation timing when measuring a pulse period. Figure 1.15.9 shows the operation timing when measuring a pulse width. Table 1.15.3. Timer specifications in pulse period/pulse width measurement mode Item Specification Count source f1, f8, f2n, fC32 Count operation * Count up * Counter value "000016" is transferred to reload register at measurement pulse's effective edge and the timer continues counting Count start condition Count start flag is set (= 1) Count stop condition Count start flag is reset (= 0) Interrupt request generation timing * When measurement pulse's effective edge is input (Note 1) * When an overflow occurs. (Simultaneously, the timer Bi overflow flag changes to "1". The timer Bi overflow flag changes to "0" when the count start flag is "1" and a value is written to the timer Bi mode register.) TBiIN pin function Measurement pulse input (Set the corresponding function select register A to I/O port.) Read from timer When timer Bi register is read, it indicates the reload register's content (measurement result) (Note 2) Write to timer Cannot be written to Note 1: An interrupt request is not generated when the first effective edge is input after the timer has started counting. Note 2: The value read out from the timer Bi register is indeterminate until the second effective edge is input after the timer. 152 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer B Timer Bi mode register (i = 0 to 5) (Pulse period / pulse width measurement mode) b7 b6 b5 b4 b3 b2 b1 b0 Symbol TBiMR(i=0 to 5) Bit symbol TMOD0 TMOD1 MR0 MR1 Address 035B16, 035C16, 035D16, 031B16, 031C16, 031D16 Bit name Operation mode select bit Measurement mode select bit When reset 00XX00002 Function b1 b0 1 0 : Pulse period / pulse width measurement mode b3 b2 0 0 : Pulse period measurement 1 0 1 : Pulse period measurement 2 1 0 : Pulse width measurement 1 1 : Must not be set (Note 1) A AA A AA AA A AA A A AA A AA A AA A AA R W 0 (Set to "0" in pulse period/pulse width measurement mode) (Note 2) Nothing is assigned (i = 1, 2, 4, 5). (Note 3) When write, set "0". When read, its content is indeterminate. Timer Bi overflow 0 : Timer did not overflow MR3 (Note 4) 1 : Timer has overflowed flag b7 b6 TCK0 Count source 0 0 : f1 select bit 0 1 : f8 1 0 : f2n (Note 5) TCK1 1 1 : fC32 Note 1: Do the next measurement, In the measurement mode select bit. Pulse period measurement 1 (bit 3, bit 2="0 0") : Interval between measurement pulse's falling edge to falling edge. Pulse period measurement 2 (bit 3, bit 2="0 1") : Interval between measurement pulse's rising edge to rising edge. Pulse width measurement (bit 3, bit 2="1 0") : Interval between measurement pulse's falling edge to rising edge, and between rising edge to falling edge. Note 2: R/W is valid only in timer B0 and timer B3. Note 3: In timer B1, timer B2, timer B4 and timer B5, nothing is assigned by bit 4(There is not R/W). When write, set "0". When read, its content is indeterminate. Note 4: It is indeterminate when reset. The timer Bi overflow flag changes to "0" when the count start flag is "1" and a value is written to the timer Bi mode register. This flag cannot be set to "1" by software. Note 5: n = 0 to 15. n is set by the count source prescaler register (address 035F16). MR2 Figure 1.15.7. Timer Bi mode register in pulse period/pulse width measurement mode 153 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer B When measuring measurement pulse time interval from falling edge to falling edge Count source "H" Measurement pulse Reload register transfer timing "L" Transfer (indeterminate value) Transfer (measured value) counter (Note 1) (Note 1) (Note 2) Timing at which counter reaches "000016" "1" Count start flag "0" Timer Bi interrupt request bit "1" Timer Bi overflow flag "1" "0" Cleared to "0" when interrupt request is accepted, or cleared by software. "0" Note 1: Counter is initialized at completion of measurement. Note 2: Timer has overflowed. Figure 1.15.8. Operation timing when measuring a pulse period Count source Measurement pulse Reload register transfer timing "H" "L" counter Transfer (indeterminate value) (Note 1) Transfer (measured value) (Note 1) Transfer (measured value) (Note 1) Transfer (measured value) (Note 1) (Note 2) Timing at which counter reaches "000016" Count start flag "1" "0" Timer Bi interrupt request bit "1" "0" Cleared to "0" when interrupt request is accepted, or cleared by software. Timer Bi overflow flag "1" "0" Note 1: Counter is initialized at completion of measurement. Note 2: Timer has overflowed. Figure 1.15.9. Operation timing when measuring a pulse width 154 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Three-phase motor control timers' functions Three-phase motor control timers' functions Use of more than one built-in timer A and timer B provides the means of outputting three-phase motor driving waveforms. Figures 1.16.1 through 1.16.5 show registers related to timers for three-phase motor control. Three-phase PWM control register 0 (Note 4) b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address When reset INVC0 030816 0016 Bit symbol Bit name Description INV00 Effective interrupt output polarity select bit 0: A timer B2 interrupt occurs when the timer A1 reload control signal is "1". 1: A timer B2 interrupt occurs when the timer A1 reload control signal is "0". (Note 3) INV01 Effective interrupt output specification bit (Note 2) 0: Not specified. 1: Selected by the INV00 bit. Mode select bit 0: Normal mode 1: Three-phase PWM output mode INV02 (Note 4) R W (Note 3) 0: Output disabled 1: Output enabled INV03 Output control bit INV04 0: Feature disabled Positive and negative phases concurrent L output 1: Feature enabled disable function enable bit INV05 0: Not detected yet Positive and negative phases concurrent L output 1: Already detected detect flag INV06 Modulation mode select bit 0: Triangular wave modulation mode (Note 6) 1: Sawtooth wave modulation mode (Note 7) INV07 Software trigger bit 0: Ignored 1: Trigger generated (Note 5) (Note 8) Note 1: Set bit 1 of the protect register (address 000A16) to "1" before writing to this register. Note 2: Set bit 1 of this register to "1" after setting timer B2 interrupt occurrences frequency set counter. Note 3: Effective only in three-phase mode 1(Three-phase PWM control register's bit 1 = "1"). Note 4: Selecting three-phase PWM output mode causes the dead time timer, the U, V, W phase output control circuits, and the timer B2 interrupt frequency set circuit works. For U, U, V, V, W and W output from P80, P81, and P72 through P75, setting of function select registers A, B and C is required. Note 5: No value other than "0" can be written. Note 6: The dead time timer starts in synchronization with the falling edge of timer Ai output. The data transfer from the three-phase buffer register to the three-phase output shift register is made only once in synchronization with the transfer trigger signal after writing to the three-phase output buffer register. Note 7: The dead time timer starts in synchronization with the falling edge of timer A output and with the transfer trigger signal. The data transfer from the three-phase output buffer register to the three-phase output shift register is made with respect to every transfer trigger. Note 8: The value, when read, is "0". Figure 1.16.1. Registers related to timers for three-phase motor control 155 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Three-phase motor control timers' functions Three-phase PWM control register 1 (Note 1) b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address When reset INVC1 030916 0016 Bit symbol Bit name Description INV10 Timer Ai start trigger signal 0: Timer B2 overflow signal 1: Timer B2 overflow signal, select bit signal for writing to timer B2 INV11 Timer A1-1, A2-1, A4-1 control bit (Note 2) INV12 Dead time timer count source select bit 0 : f1 1 : f1/2 INV13 Carrier wave detect flag 0: Rising edge of triangular waveform 1: Falling edge of triangular waveform Output polarity control bit 0 : Low active 1 : High active Dead time invalid bit 0: Dead time valid bit 1: Dead time invalid bit Dead time timer trigger select bit 0: Triggers from corresponding timer 1: Rising edge of corresponding phase (Note 3) output Waveform reflect timing select bit 0: Synchronized with raising edge of triangular waveform 1: Synchronized with timer B2 overflow (Note 4) INV14 INV15 INV16 INV17 R W 0: Three-phase mode 0 1: Three-phase mode 1 Note 1: Set bit 1 of the protect register (address 000A16) to "1" before writing to this register. Note 2: INV13 is valid only in triangular waveform mode (INV06=0) and three-phase mode (INV11=1). Note 3:Usually set to "1". Note 4:INV17 is valid only in three-phase mode 1. Three-phase output buffer register i (i=0, 1) (Note) b7 b6 b5 b4 b3 b2 b1 b0 Symbol IDBi (i=0,1) Bit Symbol Address 030A16, 030B16 Bit name When reset XX00 00002 Function DUi U phase output buffer i Setting in U phase output buffer i DUBi U phase output buffer i Setting in U phase output buffer i DVi V phase output buffer i Setting in V phase output buffer i DVBi V phase output buffer i Setting in V phase output buffer i DWi W phase output buffer i Setting in W phase output buffer i DWBi W phase output buffer i Setting in W phase output buffer i Nothing is assigned. When write, set "0". When read, their contents are "0". Note: When executing read instruction of this register, the contents of three-phase shift register is read out. Figure 1.16.2. Registers related to timers for three-phase motor control 156 R W n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Three-phase motor control timers' functions Dead time timer (Note) b7 b0 Symbol DTT Address 030C16 When reset Indeterminate Function Values that can be set 8-bits counter (set dead time timer) R W 1 to 255 Note: Use MOV instruction to write to this register. Timer B2 interrupt occurrences frequency set counter (Note 1 to 4) b7 b0 Symbol ICTB2 Address 030D16 When reset Indeterminate Function Values that can be set Set occurrence frequency of timer B2 interrupt request R W 1 to 15 Nothing is assigned. When write, set to "0". Note 1: Use MOV instruction to write to this register. Note 2: When the effective interrupt output specification bit (INV01: bit 1 at 030816) is set to "1" and three-phase motor control timer is operating, do not rewrite to this register. Note 3: Do not write to this register at the timing of timer B2 overflow. Note 4: Setting of this register is valid only when bit 2 (INV02) of three-phase PWM control register 0 is set to "1". Timer Ai, Ai-1 register (Note 1 to 3) (b15) b7 (b8) b0 b7 b0 Symbol TAi (i 1, 2, 4) TAi1 (i 1, 2, 4) Address When reset 034916,034816, 034B16,034A16, 034F16,034E16 Indeterminate 030316,030216, 030516,030416, 030716,030616 Indeterminate Function Values that can be set Three-phase PWM pulse width modulator (decide PWM output pulse width) R W R W 000016 to FFFF16 Note 1: Read and write data in 16-bit units. Note 2: When set "000016" to the timer Ai register, counter doesn't move, and timer Ai interrupt isn't generated. Note 3: Use MOV instruction to write to this register. Timer B2 register (Note) (b15) b7 (b8) b0 b7 b0 Symbol TB2 Address 035516,035416 Function Set the period of carrier wave When reset Indeterminate Values that can be set 000016 to FFFF16 Note : Read and write data in 16-bit units. Figure 1.16.3. Registers related to timers for three-phase motor control 157 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Three-phase motor control timers' functions Timer B2 special mode register b7 b6 b5 b4 b3 b2 b1 b0 Symbol TB2SC Bit symbol PWCOM Address 035E16 When reset XXXXXXX02 Bit name Timer B2 reload timing switching bit Function 0 : Next underflow 1 : Synchronized rising edge of triangular wave AA R W Nothing is assigned. When write, set "0". When read, its content is "0". Trigger select register b7 b6 b5 b4 b3 b2 b1 b0 Symbol TRGSR Bit symbol TA1TGL Address 034316 Bit name Timer A2 event/trigger select bit Set bit 3 and bit 2 to "0 1" before using to the W phase output control circuit. (Note) Inhibited in Three-phase PWM mode. TA3TGH TA4TGL A A A AA A A AA A AA A A AA Set bit 1 and bit 0 to "0 1" before using to the V phase output control circuit. (Note) TA2TGH TA3TGL Function Timer A1 event/trigger select bit TA1TGH TA2TGL When reset 0016 Timer A4 event/trigger select bit TA4TGH R W Set bit 7 and bit 6 to "0 1" before using to the U phase output control circuit. (Note) Note: Set the corresponding port function select register A to I/O port, and port direction register to "0". Count start flag b7 b6 b5 b4 b3 b2 b1 b0 Symbol TABSR Bit symbol Address 034016 Bit name When reset 0016 Function TA0S Timer A0 count start flag 0 : Stops counting 1 : Starts counting TA1S Timer A1 count start flag 0 : Stops counting 1 : Starts counting TA2S Timer A2 count start flag 0 : Stops counting 1 : Starts counting TA3S Timer A3 count start flag 0 : Stops counting 1 : Starts counting TA4S Timer A4 count start flag 0 : Stops counting 1 : Starts counting TB0S Timer B0 count start flag 0 : Stops counting 1 : Starts counting TB1S Timer B1 count start flag 0 : Stops counting 1 : Starts counting TB2S Timer B2 count start flag 0 : Stops counting 1 : Starts counting Figure 1.16.4. Registers related to timers for three-phase motor control 158 R W n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Three-phase motor control timers' functions Three-phase motor driving waveform output mode (three-phase PWM output mode) Setting "1" in the mode select bit (bit 2 at 030816) shown in Figure 1.16.1 causes three-phase PWM output mode that uses four timers A1, A2, A4, and B2. As shown in Figure 1.16.4 and 1.16.5 set timers A1, A2, and A4 in one-shot timer mode, set the trigger in timer B2, and set timer B2 in timer mode using the respective timer mode registers. Timer Ai mode register (i = 1, 2, 4) b7 b6 b5 b4 0 1 b3 b2 b1 b0 1 0 Symbol TAiMR(i=1, 2, 4) Address 035716, 035816, 035A16 Bit symbol Bit name TMOD0 Operation mode select bit TMOD1 When reset 00000X002 1 0 : One-shot timer mode MR0 This bit is invalid in M32C/80 series. Port output control is set by the function select registers A, B and C. MR1 External trigger select bit Invalid in Three-phase PWM output mode. MR2 Trigger select bit 1 : Selected by event/trigger select register MR3 0 (Set to "0" in one-shot timer mode) TCK0 Count source select bit TCK1 b7 b6 0 0 : f1 0 1 : f8 1 0 : f2n 1 1 : fC32 (Note) Note: n = 0 to 15. n is set by the count source prescaler register (address 035F16). AAA A AA AA A AA A A A A A AA A AA A AA A AA AA R W Function b1 b0 Timer B2 mode register b7 b6 b5 b4 0 b3 b2 b1 b0 0 0 Symbol TB2MR Bit symbol TMOD0 Address 035D16 When reset 00XX00002 Bit name Function b1 b0 Operation mode select bit 0 0 : Timer mode TMOD1 MR0 MR1 Invalid in timer mode Can be "0" or "1" MR2 0 (Set to "0" in timer mode) MR3 Invalid in timer mode. When write, set "0". When read in timer mode, its content is indeterminate. TCK0 Count source select bit TCK1 b7 b6 0 0 : f1 0 1 : f8 1 0 : f2n 1 1 : fC32 Note: n = 0 to 15. n is set by the count source prescaler register (address 035F16). AA A A A AA A AA A A R W A A AA (Note) Figure 1.16.5. Timer mode registers in three-phase PWM output mode 159 n r de me Un elop v de t Rev.B2 for proof reading Three-phase motor control timers' functions Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Figure 1.16.6 shows the block diagram for three-phase waveform mode. The Low active output polarity in three-phase waveform mode, the positive-phase waveforms (U phase, V phase, and W phase) and ___ ___ ___ negative waveforms (U phase, V phase, and W phase), six waveforms in total, are output from P80, P81, P72, P73, P74, and P75 as active on the "L" level. Of the timers used in this mode, timer A4 controls the ___ ___ U phase and U phase, timer A1 controls the V phase and V phase, and timer A2 controls the W phase ___ and W phase respectively; timer B2 controls the periods of one-shot pulse output from timers A4, A1, and A2. In outputting a waveform, dead time can be set so as to cause the "L" level of the positive waveform ___ output (U phase, V phase, and W phase) not to lap over the "L" level of the negative waveform output (U ___ ___ phase, V phase, and W phase). To set short circuit time, use three 8-bit timers, sharing the reload register, for setting dead time. A value from 1 through 255 can be set as the count of the timer for setting dead time. The timer for setting dead time works as a one-shot timer. If a value is written to the dead timer (030C16), the value is written to the reload register shared by the three timers for setting dead time. Any of the timers for setting dead time takes the value of the reload register into its counter, if a start trigger comes from its corresponding timer, and performs a down count in line with the clock source selected by the dead time timer count source select bit (bit 2 at 030916). The timer can receive another trigger again before the workings due to the previous trigger are completed. In this instance, the timer performs a down count from the reload register's content after its transfer, provoked by the trigger, to the timer for setting dead time. Since the timer for setting dead time works as a one-shot timer, it starts outputting pulses if a trigger comes; it stops outputting pulses as soon as its content becomes 0016, and waits for the next trigger to come. ___ ___ The positive waveforms (U phase, V phase, and W phase) and the negative waveforms (U phase, V ___ phase, and W phase) in three-phase waveform mode are output, from respective ports by means of setting "1" in the output control bit (bit 3 at 030816). Setting "0" in this bit causes the ports to be the highimpedance state. This bit can be set to "0" not only by use of the applicable instruction, but by entering _______ a falling edge in the NMI terminal or by resetting. Also, if "1" is set in the positive and negative phases concurrent L output disable function enable bit (bit 4 at 030816) causes one of the pairs of U phase and ___ ___ ___ U phase, V phase and V phase, and W phase and W phase concurrently go to "L", as a result, the output control bit becomes the high-impedance state. 160 Timer A4-1 T Q INV11 (One-shot timer mode) Timer A4 counter Reload Timer A1-1 (One-shot timer mode) Timer A1 counter Reload Timer A2-1 (One-shot timer mode) INV11 T Q To be set to "0" when timer A2 stops Timer A2 counter Reload 1/2 INV06 INV06 Trigger signal for transfer INV06 f1 0 1 A T Q T Q T Q D Q For short circuit prevention V phase output signal V phase output signal W phase output signal W phase output signal n = 1 to 255 Dead time timer setting (8) W phase output control circuit Trigger Trigger U phase output signal Three-phase output shift register (U phase) INV05 INV04 RESET NMI INV14 R INV03 D Q Diagram for switching to P80, P81 and P72 - P75 is not shown. T D Q D Q T D Q T D Q T T D Q D Q T Interrupt request bit U phase output signal Dead time timer setting (8) n = 1 to 255 T DUB0 D DU0 V phase output control circuit Trigger Trigger D DUB1 D DU1 Bit 0 at 030B16 Bit 0 at 030A16 Dead time timer setting (8) n = 1 to 255 Reload register Interrupt occurrence frequency set counter n = 1 to 15 U phase output control circuit Trigger Trigger 0 1 W(P75) W(P74) V(P73) V(P72) U(P81) U(P80) Rev.B2 for proof reading Trigger Timer A2 INV11 T Q To be set to "0" when timer A1 stops Trigger Timer A1 To be set to "0" when timer A4 stops Trigger Timer A4 Trigger signal for timer Ai start INV07 INV00 Circuit for interrupt occurrence frequency set counter t (Timer mode) Timer B2 Signal to be written to B2 INV10 Overflow INV01 INV11 INV13 Three-phase motor control timers' functions n r de me Un elop v de Mitsubishi Microcomputers SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER M32C/83 group Figure 1.16.6. Block diagram for three-phase waveform mode 161 n r de me Un elop v de t Rev.B2 for proof reading Three-phase motor control timers' functions Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Triangular wave modulation To generate a PWM waveform of triangular wave modulation, set "0" in the modulation mode select bit (bit 6 at 030816). Also, set "1" in the timers A4-1, A1-1, A2-1 control bit (bit 1 at 030916). In this mode, each of timers A4, A1, and A2 has two timer registers, and alternately reloads the timer register's content to the counter every time timer B2 counter's content becomes 000016. If "0" is set to the effective interrupt output specification bit (bit 1 at 030816), the frequency of interrupt requests that occur every time the timer B2 counter's value becomes 000016 can be set by use of the timer B2 counter (030D16) for setting the frequency of interrupt occurrences. The frequency of occurrences is given by (setting; setting 0). Setting "1" in the effective interrupt output specification bit (bit 1 at 0308 16) provides the means to choose which value of the timer A1 reload control signal to use, "0" or "1", to cause timer B2's interrupt request to occur. To make this selection, use the effective interrupt output polarity selection bit (bit 0 at 030816). An example of U phase waveform is shown in Figure 1.16.7, and the description of waveform output workings is given below. Set "1" in DU0 (bit 0 at 030A16). And set "0" in DUB0 (bit 1 at 030A16). In addition, set "0" in DU1 (bit 0 at 030B16) and set "1" in DUB1 (bit 1 at 030B16). Also, set "0" in the effective interrupt output specification bit (bit 1 at 030816) to set a value in the timer B2 interrupt occurrence frequency set counter. By this setting, a timer B2 interrupt occurs when the timer B2 counter's content becomes 000016 as many as (setting) times. Furthermore, set "1" in the effective interrupt output specification bit (bit 1 at 030816), set in the effective interrupt polarity select bit (bit 0 at 030816) and set "1" in the interrupt occurrence frequency set counter (030D16). These settings cause a timer B2 interrupt to occur every other interval when the U phase output goes to "H". When the timer B2 counter's content becomes 000016, timer A4 starts outputting one-shot pulses. In this instance, the content of DU1 (bit 0 at 030B16) and that of DU0 (bit 0 at 030A16) are set in the three-phase output shift register (U phase), the content of DUB1 (bit 1 at 030B16) and that of DUB0 (bit 1 at 030A16) ___ are set in the three-phase shift register (U phase). After triangular wave modulation mode is selected, however, no setting is made in the shift register even though the timer B2 counter's content becomes 000016. ___ The value of DU0 and that of DUB0 are output to the U terminal (P8 0) and to the U terminal (P81) respectively. When the timer A4 counter counts the value written to timer A4 (034F16, 034E16) and when timer A4 finishes outputting one-shot pulses, the three-phase shift register's content is shifted one posi___ tion, and the value of DU1 and that of DUB1 are output to the U phase output signal and to U phase output signal respectively. At this time, one-shot pulses are output from the timer for setting dead time used for setting the time over which the "L" level of the U phase waveform doesn't overlap the Low level ___ of the U phase waveform, which has the opposite phase of the former. The U phase waveform output that started from the "H" level keeps its level until the timer for setting dead time finishes outputting oneshot pulses even though the three-phase output shift register's content changes from "1" to "0" by the effect of the one-shot pulses. When the timer for setting dead time finishes outputting one-shot pulses, "0" already shifted in the three-phase shift register goes active, and the U phase waveform changes to the Low level. When the timer B2 counter's content becomes 000016, the timer A4 counter starts counting the value written to timer A4-1 (030716, 030616), and starts outputting one-shot pulses. When timer A4 finishes outputting one-shot pulses, the three-phase shift register's content is shifted one position, but if the three-phase output shift register's content changes from "0" to "1" as a result of the shift, the output level changes from "L" to "H" without waiting for the timer for setting dead time to finish outputting one-shot pulses. A U phase waveform is generated by these workings repeatedly. With the exception that the three-phase output shift register on the U phase side is used, the workings in generating a U 162 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Three-phase motor control timers' functions phase waveform, which has the opposite phase of the U phase waveform, are the same as in generating a U phase waveform. In this way, a waveform can be picked up from the applicable terminal in a manner in which the "L" level of the U phase waveform doesn't lap over that of the U phase waveform, which has the opposite phase of the U phase waveform. The width of the "L" level too can be adjusted by varying ___ ___ the values of timer B2, timer A4, and timer A4-1. In dealing with the V and W phases, and V and W phases, the latter are of opposite phase of the former, have the corresponding timers work similarly to ___ dealing with the U and U phases to generate an intended waveform. A carrier wave of triangular waveform Carrier wave Signal wave Timer B2 Timber B2 interrupt occurres Rewriting timer A4 and timer A4-1. Possible to set the number of overflows to generate an interrupt by use of the interrupt occurrences frequency set circuit Trigger signal for timer Ai start (timer B2 overflow signal) m Timer A4 output n m n m p Control signal for timer A4 reload o The three-phase shift register shifts in synchronization with the falling edge of the A4 output. U phase output signal U phase output signal U phase (Note 1) U phase Dead time U phase (Note 2) U phase Dead time INV13(Triangular wave modulation detect flag) (Note 3) Note 1: When INV14="0" (output wave Low active) Note 2: When INV14="1" (output wave High active) Note 3: Set to triangular wave modulation mode and to three-phase mode 1. Figure 1.16.7. Timing chart of operation (1) 163 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Three-phase motor control timers' functions Assigning certain values to DU0 (bit 0 at 030A16) and DUB0 (bit 1 at 030A16), and to DU1 (bit 0 at 030B16) and DUB1 (bit 1 at 030B16) allows you to output the waveforms as shown in Figure 1.16.8, that ___ ___ is, to output the U phase alone, to fix U phase to "H", to fix the U phase to "H," or to output the U phase alone. A carrier wave of triangular waveform Carrier wave Signal wave Timer B2 Rewriting timer A4 every timer B2 interrupt occurres. Timer B2 interrupt occurres. Rewriting three-phase buffer register. Trigger signal for timer Ai start (timer B2 overflow signal) Timer A4 output m n m n m p Control signal for timer A4 reload U phase output signal U phase output signal U phase U phase Dead time Note: Set to triangular wave modulation mode and to three-phase mode 1. Figure 1.16.8. Timing chart of operation (2) 164 o n r de me Un elop v de t Rev.B2 for proof reading Three-phase motor control timers' functions Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Sawtooth modulation To generate a PWM waveform of sawtooth wave modulation, set "1" in the modulation mode select bit (bit 6 at 030816). Also, set "0" in the timers A4, A1, and A2-1 control bit (bit 1 at 030916). In this mode, the timer registers of timers A4, A1, and of A2 comprise conventional timers A4, A1, and A2 alone, and reload the corresponding timer register's content to the counter every time the timer B2 counter's content becomes 000016. The effective interrupt output specification bit (bit 1 at 030816) and the effective interrupt output polarity select bit (bit 0 at 030816) go nullified. An example of U phase waveform is shown in Figure 1.16.9, and the description of waveform output workings is given below. Set "1" in DU0 (bit 0 at 030A16), and set "0" in DUB0 (bit 1 at 030A16). In addition, set "0" in DU1 (bit 0 at 030B16) and set "1" in DUB1 (bit 1 at 030B16). When the timber B2 counter's content becomes 000016, timer B2 generates an interrupt, and timer A4 starts outputting one-shot pulses at the same time. In this instance, the contents of the three-phase buffer registers DU1 and DU0 are set in the three-phase output shift register (U phase), and the contents of DUB1 and DUB0 are set in the three-phase output register (U phase). After this, the three-phase buffer register's content is set in the three-phase shift register every time the timer B2 counter's content becomes 000016. ___ The value of DU0 and that of DUB0 are output to the U terminal (P80) and to the U terminal (P81) respectively. When the timer A4 counter counts the value written to timer A4 (034F16, 034E16) and when timer A4 finishes outputting one-shot pulses, the three-phase output shift register's content is shifted one position, and the value of DU1 and that of DUB1 are output to the U phase output signal and to the ___ U output signal respectively. At this time, one-shot pulses are output from the timer for setting dead time used for setting the time over which the "L" level of the U phase waveform doesn't lap over the "L" level ___ of the U phase waveform, which has the opposite phase of the former. The U phase waveform output that started from the "H" level keeps its level until the timer for setting dead time finishes outputting oneshot pulses even though the three-phase output shift register's content changes from "1" to "0 "by the effect of the one-shot pulses. When the timer for setting dead time finishes outputting one-shot pulses, 0 already shifted in the three-phase shift register goes effective, and the U phase waveform changes to the "L" level. When the timer B2 counter's content becomes 000016, the contents of the three-phase buffer registers DU1 and DU0 are set in the three-phase shift register (U phase), and the contents of ___ DUB1 and DUB0 are set in the three-phase shift register (U phase) again. A U phase waveform is generated by these workings repeatedly. With the exception that the three___ ___ phase output shift register on the U phase side is used, the workings in generating a U phase waveform, which has the opposite phase of the U phase waveform, are the same as in generating a U phase waveform. In this way, a waveform can be picked up from the applicable terminal in a manner in which the "L" level of the U phase waveform doesn't lap over that of the U phase waveform, which has the opposite phase of the U phase waveform. The width of the "L" level can also be adjusted by varying the ___ ___ values of timer B2 and timer A4. In dealing with the V and W phases, and V and W phases, the latter are of opposite phase of the former, have the corresponding timers work similarly to dealing with the U and ___ U phases to generate an intended waveform. 165 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Three-phase motor control timers' functions A carrier wave of sawtooth waveform Carrier wave Signal wave Timer B2 Interrupt occurres. Rewriting the value of timer A4. Trigger signal for timer Ai start (timer B2 overflow signal) Timer A4 output m n Data transfer is made from the threephase buffer registers to the threephase shift registers in step with the timing of the timer B overflow. o U phase output signal U phase output signal U phase U phase Dead time Note: Set to sawtooth modulation mode and to three-phase mode 0. Figure 1.16.9. Timing chart of operation (3) 166 p The three-phase shift registers shifts in synchronization with the falling edge of timer A4. n r de me Un elop v de t Rev.B2 for proof reading Three-phase motor control timers' functions Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ___ Setting "1" both in DUB0 and in DUB1 provides a means to output the U phase alone and to fix the U phase output to "H" as shown in Figure 1.16.10. A carrier wave of sawtooth waveform Carrier wave Signal wave Timer B2 Interrupt occurres. Rewriting the value of timer A4. Trigger signal for timer Ai start (timer B2 overflow signal) Timer A4 output Interrupt occurres. Rewriting the value of timer A4. Rewriting three-phase output buffer register m n Data transfer is made from the threephase buffer registers to the threephase shift registers in step with the timing of the timer B overflow. p The three-phase shift registers shifts in synchronization with the falling edge of timer A4. U phase output signal U phase output signal U phase U phase Dead time Note: Set to sawtooth modulation mode and to three-phase mode 0. Figure 1.16.10. Timing chart of operation (4) 167 nt r de me Un elop v de Rev.B2 for proof reading Serial I/O Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O Serial I/O is configured as five channels: UART0 to UART4. UARTi (i=0 to 4) each have an exclusive timer to generate a transfer clock, so they operate independently of each other. Figure 1.17.1 shows the block diagram of UARTi. UARTi has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 036816, 02E816, 033816, 032816 and 02F816) determine whether UARTi is used as a clock synchronous serial I/O or as a UART. It has the bus collision detection function that generates an interrupt request if the TxD pin and the RxD pin are different in level. Figures 1.17.2 through 1.17.8 show the registers related to UARTi. 168 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O TxD polarity reversing circuit RxD polarity reversing circuit RxDi UART reception 1/16 Clock source selection f1 f8 f2n Clock synchronous type Bit rate generator Internal Reception control circuit Receive clock UART transmission 1 / (ni+1) 1/16 (Note) Transmit clock Transmission control circuit Clock synchronous type External Transmit/ receive unit TxDi Clock synchronous type (when internal clock is selected) 1/2 Clock synchronous type (when internal clock is selected) CLK polarity reversing circuit CLKi CTS/RTS selected Clock synchronous type (when external clock is selected) CTS/RTS disabled RTS2 CTSi / RTSi Vcc CTS/RTS disabled CTS2 ni : Values set to UARTi bit rate generator (UiBRG) Note :UART 2 is not CMOS output but N channel open drain output. No reverse RxD data reverse circuit RxDi Reverse Clock synchronous type PAR disabled 1SP SP SP UARTi receive register UART(7 bits) PAR 2SP PAR enabled 0 UART (7 bits) UART (8 bits) Clock synchronous type 0 0 0 UART 0 Clock synchronous type UART (9 bits) 0 0 UART (8 bits) UART (9 bits) D8 D7 D6 D5 D4 D3 D2 D1 D0 Logic reverse circuit + MSB/LSB conversion circuit Data bus high-order bits Data bus low-order bits UARTi receive buffer register Address 036E16 Address 036F16 Address 02EE16 Address 02EF16 Address 033E16 Address 033F16 Address 032E16 Address 032F16 Address 02FE16 Address 02FF16 Logic reverse circuit + MSB/LSB conversion circuit D7 D8 D6 D5 D4 D3 D2 D1 D0 Address 036A16 Address 036B16 Address 02EA16 Address 02EB16 Address 033A16 Address 033B16 Address 032A16 Address 032B16 Address 02FA16 Address 02FB16 UART (8 bits) UART (9 bits) PAR enabled 2SP SP SP UART (9 bits) UARTI transmit buffer register Clock synchronous type UART PAR 1SP PAR disabled Clock synchronous type "0" UART (7 bits) UART (8 bits) UARTi transmit register UART(7 bits) Clock synchronous type Error signal output disable SP : Stop bit PAR : Parity bit i : 0 to 4 No reverse TxD data reverse circuit Error signal output circuit Error signal output enable TxDi Reverse Figure 1.17.1. Block diagram of UARTi 169 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O UARTi transmit buffer register (i=0 to 4) (Note) b15 (b7) b8 (b0) b7 b0 Symbol UiTB(i=0,1,2) Address 036B16, 036A16, 02EB16, 02EA16, 033B16, 033A16 Indeterminate UiTB(i=3,4) 032B16, 032A16, 02FB16, 02FA16 Indeterminate Bit symbol Function (Clock synchronous serial I/O mode) Transmit data When reset Function (UART mode) R W Transmit data Transmit data (9th bit) Nothing is assigned. When write, set "0". When read, their contents are indeterminate. Note: Use MOV instruction to write to this register. UARTi receive buffer register (i = 0 to 4) b15 (b7) b8 (b0)b7 b0 Symbol UiRB(i=0,1,2) UiRB(i=3,4) Bit symbol Address 036F16,036E16, 02EF16,02EE16, 033F16,033E16 032F16,032E16, 02FF16,02FE16 When reset Indeterminate Indeterminate Function (Clock synchronous serial I/O mode) R W Bit name Receive data Function (UART mode) Receive data Receive data(9th bit) Nothing is assigned. When write, set "0". When read, their contents are indeterminate. ABT OER FER Arbitration lost 0: Not detectet detecting flag (Note 1) 1: Detected 0: No overrun error 0: No overrun error 1: Overrun error found 1: Overrun error found (Note 2) Overrun error flag Framing error flag Invalid 0: No framing error 1: Framing error found Invalid 0: No parity error 1: Parity error found Invalid 0: No error 1: Error found (Note 2) PER SUM Invalid Parity error flag (Note 2) Error sum flag (Note 2) Note 1: Arbitration lost detecting flag must always write "0". Note 2: Bits 15 through 12 are set to 0002 when the serial I/O mode select bit (bits 2 to 0 at addresses 036816, 02E816, 033816, 032816, 02F816) are set to "0002" or the receive enable bit is set to "0". (Bit 15 is set to "0" when bits 14 to 12 all are set to "0".) Bits 14 and 13 are also set to "0" when the lower byte of the UARTi receive buffer register (addresses 036E16, 02EE16, 033E16, 032E16, 02FE16) is read. Figure 1.17.2. Serial I/O-related registers (1) 170 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O UARTi bit rate generator (i=0 to 4) (Note 1, 2) b7 Symbol b0 Address 036916, 02E916, 033916, 032916, 02F916 UiBRG(i=0 to 4) Function When reset Indeterminate Values that can be set R W Assuming that set value = n, BRGi divides the count source by n+1 0016 to FF16 Note 1: Use MOV instruction to write to this register. Note 2: Write a value to this register while transmit/receive halts. UARTi transmit/receive mode register (i=0 to 4) b7 b6 b5 b4 b3 b2 b1 b0 Symbol UiMR(i=0 to 4) Bit symbol Address 036816, 02E816, 033816, 032816, 02F816 Bit name SMD0 SMD1 Serial I/O mode select bit Function (Clock synchronous serial I/O mode) When reset 0016 Function (UART mode) b2 b1 b0 b2 b1 b0 0 0 0: Serial I/O invalid 0 0 1: Serial I/O mode 0 1 0: I2C mode Must not be set except above 0 0 0: Serial I/O invalid 1 0 0: Transfer data 7 bits long 1 0 1: Transfer data 8 bits long 1 1 0: Transfer data 9 bits long Must not be set except above SMD2 Internal/external 0 : Internal clock (Note 1) clock select bit 1 : External clock 0 : Internal clock 1 : External clock STPS Stop bit length select bit Invalid 0 : One stop bit 1 : Two stop bits PRY Odd/even parity select bit Invalid Valid when bit 6 = "1" 0 : Odd parity 1 : Even parity CKDIR (Note 2) PRYE Parity enable bit Invalid R W (Note 2) 0 : Parity disabled 1 : Parity enabled TxD,RxD input/ 0: No reversed IOPOL output polarity switch bit (Note 3) 1: Reversed Note 1: Select CLK output by the corresponding function select registers A, B and C. Note 2: Set the corresponding function select register A to the I/O port. Note 3: Normally set "0". Figure 1.17.3. Serial I/O-related registers (2) 171 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O UARTi transmit/receive control register 0 (i=0 to 4) b7 b6 b5 b4 b3 b2 b1 b0 Symbol UiC0(i=0 to 4) Bit symbol CLK0 CLK1 Address 036C16, 02EC16, 033C16, 032C16, 02FC16 Function (Clock synchronous serial I/O mode) Bit name When reset 0816 Function (UART mode) R W b1 b0 0 0: f1 is selected BRG count source 0 1: f8 is selected select bit 1 0: f2n is selected 1 1: Must not be set CRS CST/RTS function select bit Valid when bit 4 = "0" 0 : CTS function is selected 1 : RTS function is selected TXEPT Transmit register empty flag 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) CRD CTS/RTS disable bit 0 : CTS/RTS function enabled 1 : CTS/RTS function disabled NCH Data output select (Note 3) bit (Note 1) (Note 2) 0 : TXDi pin is CMOS output 1 : TXDi pin is N-channel open drain output 0 : Transmit data is output at falling edge of transfer clock and receive data Set to "0" is input at rising edge 1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge CKPOL CLK polarity select bit UFORM Transfer format 0 : LSB first select bit (Note 4) 1 : MSB first Note 1: Set the corresponding function select register A to I/O port, and port direction register to "0" Note 2: Select RTS output using the corresponding function select registers A, B and C. Note 3: UART2 transfer pin (TxD2:P70) is N-channel open drain output. It is not set to CMOS output. Note 4: Valid only in clock syncronous serial I/O mode and 8 bits UART mode. Figure 1.17.4. Serial I/O-related registers (3) 172 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O UARTi transmit/receive control register 1 (i=0 to 4) b7 b6 b5 b4 b3 b2 b1 b0 Symbol UiC1(i=0 to 4) Bit symbol Address 036D16, 02ED16, 033D16, 032D16, 02FD16 Function (Clock synchronous serial I/O mode) Bit name When reset 0216 Function (UART mode) TE Transmit enable bit 0: Transmission disabled 1: Transmission enabled TI Transmit buffer empty flag 0: Data present in transmit buffer register 0: No data present in transmit buffer register RE Receive enable bit 0: Reception disabled 1: Reception enabled RI Receive complete flag 0: Data present in receive buffer register 0: No data present in receive buffer register UARTi transmit interrupt cause select bit UARTi UiRRM continuous receive mode enable bit UiIRS UiLCH R W 0: Transmit buffer empty (TI = 1) 1: Transmit is completed (TXEPT = 1) 0: Continuous receive mode disabled 1: Continuous receive Set to "0" mode enabled 0: No reverse 1: Reverse Data logic select bit divide Clock divide synchronizing stop bit SCLKSTPB Clock synchronizing stop bit 0: Synchronizing stop Set to "0" signal output /error /UiERE 1: Synchronous start (Note) enable bit Note :When this bit and bit 7 of UARTi special mode register 2 are set, clock synchronizing function is used. UARTi special mode register (i=0 to 4) b7 b6 b5 b4 b3 b2 b1 b0 Symbol UiSMR(i=0 to 4) Bit symbol Address 036716, 02E716, 033716, 032716, 02F716 Bit name Function (Clock synchronous serial I/O mode) IIC mode select bit 0: Normal mode 1: IIC mode Set to "0" ABC Arbitration lost detecting flag control bit 0: Update per bit 1: Update per byte Set to "0" BBS Bus busy flag 0: STOP condition detected 1: START condition detected Set to "0" ACSE SSS SCLKDIV 0016 Function (UART mode) IICM SCLL sync 0: Disabled LSYN output enable 1: Enabled bit Bus collision ABSCS detect sampling Set to "0" clock select bit When reset R W (Note 1) Set to "0" 0: Rising edge of transfer clock 1: Underflow signal of timer Ai (Note 2) Auto clear function select bit of transmit Set to "0" enable bit 0: No auto clear function 1: Auto clear at occurrence of bus Transmit start condition select bit Set to "0" 0: Ordinary 1: Falling edge of RxDi Clock divide set bit 0: Divided-by-2 (Note 3) Set to "0" 1: No divided Note 1: Nothing but "0" may be written. Note 2: UART0: timer A3 underflow signal, UART1: timer A4 underflow signal, UART2: timer A0 underflow signal, UART3: timer A3 underflow signal, UART4: timer A4 underflow signal. Note 3: When this bit and bit 7 of UARTi transmit/receive control register 1 are set, clock synchronizing function is used. Figure 1.17.5. Serial I/O-related registers (4) 173 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O UARTi special mode register 2 (i=0 to 4) b7 b6 b5 b4 b3 b2 b1 b0 Symbol UiSMR2(i=0 to 4) Bit symbol Address 036616, 02E616, 033616, 032616, 02F616 Bit name Function IICM2 IIC mode select bit 2 0: NACK/ACK interrupt (DMA source - ACK) Transfer to receive buffer at the rising edge of last bit of receive clock Receive interrupt occurs at the rising edge of last bit of receive clock 1: UART transfer/receive interrupt (DMA source - UART receive) Transfer to receive buffer at the falling edge of last bit of receive clock Receive interrupt occurs at the falling edge of last bit of receive clock CSC Clock synchronous bit 0: Disabled 1: Enabled SWC SCL wait output bit 0: Disabled 1: Enabled ALS SDA output stop bit 0: Disabled 1: Enabled STC UARTi initialize bit 0: Disabled 1: Enabled SWC2 SCL wait output bit 2 0: UARTi clock 1: 0 output SDHI SDA output inhibit bit 0: Disabled 1: Enabled (high impedance) Clock divide SU1HIM synchronizing enable bit Figure 1.17.6. Serial I/O-related registers (5) 174 When reset 0016 0: Synchronous disabled 1: Synchronous enabled R W nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O UARTi special mode register 3 (i=0 to 4) b7 b6 b5 b4 b3 b2 b1 b0 Symbol UiSMR3(i=0 to 4) Bit symbol SSE Address 036516, 02E516, 033516, 032516, 02F516 Bit name When reset 0016 Function R W SS port function 0: SS function disabled enable bit (Note 1) 1: SS function enabled CKPH Clock phase set bit 0: Without clock delay 1: With clock delay DINC Serial input port set bit 0: Select TxDi and RxDi (master mode) 0: Select STxDi and SRxDi (slave mode) NODC Clock output select bit 0: CLKi is CMOS output (Note 2) 1: CLKi is N-channel open drain output (Note 3) Fault error flag 0: Without fault error 1: With fault error ERR (Note 4) b7 b6 b5 DL0 DL1 SDAi(TxDi) digital delay time set bit (Note 5,6) DL2 000 :Without delay 001 :2-cycle of BRG count source 010 :3-cycle of BRG count source 011 :4-cycle of BRG count source 100 :5-cycle of BRG count source 101 :6-cycle of BRG count source 110 :7-cycle of BRG count source 111 :8-cycle of BRG count source Note 1: Set SS function after setting CTS/RTS disable bit (bit 4 of UARTi transfer/receive control register 0) to "1". Note 2: Set CLKi and TxDi both for output using the CLKi and TxDi function select register A. Set the RxDi function select register A for input/output port and the port direction register to "0". Note 3: Set STxDi for output using the STxDi function select registers A and B. Set the CLKi and SRxDi function select register A for input/output port and the port direction register to "0". Note 4: Nothing but "0" may be written. Note 5: These bits are used for SDAi (TxDi) output digital delay when using UARTi for IIC interface. Otherwise, must set to "000". Note 6: When external clock is selected, delay is increased approximately 100ns. Figure 1.17.7. Serial I/O-related registers (6) 175 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O UARTi special mode register 4 (i=0 to 4) b7 b6 b5 b4 b3 b2 b1 b0 Symbol UiSMR4(i=0 to 4) Bit symbol Address 036416, 02E416, 033416, 032416, 02F416 Bit name When reset 0016 Function R W Start condition 0: Clear STAREQ generate bit (Note) 1: Start Restart condition 0: Clear RSTAREQ generate bit (Note) 1: Start Stop condition 0: Clear STPREQ generate bit (Note) 1: Start SCL, SDA output STSPSEL select bit 0: Ordinal block 1: Start/stop condition generate block ACKD ACK data bit 0: ACK 1: NACK ACKC ACK data output enable bit 0: SI/O data output 1: ACKD output SCLHI SCL output stop enable bit 0: Disabled 1: Enabled SWC9 SCL wait output bit 3 0: SCL "L" hold disabled 1: SCL "L" hold enabled Note :When start condition is generated, these bits automatically become "0". AA A AA A AAAA AA External interrupt request cause select register b7 b6 b5 b4 b3 b2 b1 b0 Symbol IFSR Bit symbol Address 031F16 Bit name When reset 0016 Function IFSR0 INT0 interrupt polarity select bit (Note) 0 : One edge 1 : Both edges IFSR1 INT1 interrupt polarity select bit (Note) 0 : One edge 1 : Both edges IFSR2 INT2 interrupt polarity select bit (Note) 0 : One edge 1 : Both edges IFSR3 INT3 interrupt polarity select bit (Note) 0 : One edge 1 : Both edges IFSR4 INT4 interrupt polarity select bit (Note) 0 : One edge 1 : Both edges IFSR5 INT5 interrupt polarity select bit (Note) 0 : One edge 1 : Both edges IFSR6 UART0/3 interrupt cause select bit 0 : UART3 bus collision /start,stop detect/false error detect 1 : UART0 bus collision /start,stop detect/false error detect IFSR7 UART1/4 interrupt cause select bit 0 : UART4 bus collision /start,stop detect/false error detect 1 : UART1 bus collision /start,stop detect/false error detect AA A A AA A A AA AA AA AA AA R W Note :When level sense is selected, set this bit to "0". When both edges are selected, set the corresponding polarity switching bit of INT interrupt control register to "0" (falling edge). Figure 1.17.8. Serial I/O-related registers (7) 176 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock synchronous serial I/O mode (1) Clock synchronous serial I/O mode The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Tables 1.18.1 and 1.18.2 list the specifications of the clock synchronous serial I/O mode. Table 1.18.1. Specifications of clock synchronous serial I/O mode (1/2) Item Specification Transfer data format * Transfer data length: 8 bits Transfer clock * When internal clock is selected (bit 3 at addresses 036816, 02E816, 033816, 032816, 02F816 = "0") : fi/ 2(m+1) (Note 1) _ fi = f1, f8, f2n(Note 2) CLK is selected by the corresponding peripheral function select register A, B and C. * When external clock is selected (bit 3 at addresses 036816, 02E816, 033816 , 032816, 02F816= "1") : Input from CLKi pin _ Set the corresponding function select register A to I/O port _______ _______ _______ _______ Transmission/reception control * CTS function/RTS function/CTS, RTS function chosen to be invalid Transmission start condition * To start transmission, the following requirements must be met: _ Transmit enable bit (bit 0 at addresses 036D16, 02ED16, 033D16, 032D16, 02FD16) = "1" _ Transmit buffer empty flag (bit 1 at addresses 036D16, 02ED16, 033D16, 032D16, 02FD16) = "0" _______ _______ _ When CTS function selected, CTS input level = "L" _ TxD output is selected by the corresponding peripheral function select register A, B and C. * Furthermore, if external clock is selected, the following requirements must also be met: _ CLKi polarity select bit (bit 6 at addresses 036C16, 02EC16, 033C16, 032C16, _ CLKi polarity select bit (bit 6 at addresses 036C16, 02EC16, 033C16, 032C16, 02FC16) = "0": CLKi input level = "H" 02FC16) = "1": CLKi input level = "L" Reception start condition * To start reception, the following requirements must be met: _ Receive enable bit (bit 2 at addresses 036D 16, 02ED16, 033D16, 032D16, 02FD16) = "1" _ Transmit enable bit (bit 0 at addresses 036D 16, 02ED16, 033D16, 032D16, 02FD16) = "1" _ Transmit buffer empty flag (bit 1 at addresses 036D16, 02ED16, 033D16, 032D16, 02FD16) = "0" * Furthermore, if external clock is selected, the following requirements must also be met: _ CLKi polarity select bit (bit 6 at addresses 036C16, 02EC16, 033C16, 032C16, 02FC16) = "0": CLKi input level = "H" _ CLKi polarity select bit (bit 6 at addresses 036C16, 02EC16, 033C16, 032C16, 02FC16) = "1": CLKi input level = "L" Interrupt request generation timing * When transmitting _ Transmit interrupt cause select bit (bit 4 at address 036D16, 02ED16, 033D16, 032D16, 02FD16) = "0": Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is completed _ Transmit interrupt cause select bit (bit 4 at address 036D16, 02ED16, 033D16, 032D16, 02FD16) = "1": Interrupts requested when data transmission from UARTi transfer register is completed * When receiving _ Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed Note 1: "m" denotes the value 0016 to FF16 that is set to the UART bit rate generator. 177 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock synchronous serial I/O mode Table 1.18.2. Specifications of clock synchronous serial I/O mode (2/2) Item Specification * Overrun error (Note) Error detection This error occurs when the next data is started to receive and 6.5 transfer clock is elapsed before UARTi receive buffer register are read out. Select function * CLK polarity selection Whether transmit data is output/input at the rising edge or falling edge of the transfer clock can be selected * LSB first/MSB first selection Whether transmission/reception begins with bit 0 or bit 7 can be selected * Continuous receive mode selection Reception is enabled simultaneously by a read from the receive buffer register * Reversing serial data logic Whether to reverse data in writing to the transmission buffer register or reading the reception buffer register can be selected. * TxD, RxD I/O polarity reverse This function is reversing TxD port output and RxD port input. All I/O data level is reversed. Note : If an overrun error occurs, the UARTi receive buffer will have the next data written in. Table 1.18.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open drain is selected, this pin is in floating state.) Table 1.18.3. Input/output pin functions in clock synchronous serial I/O mode Pin name Function Method of selection TxDi Serial data output (P63, P67, P70, (Note 1) P92, P96) (Outputs dummy data when performing reception only) RxDi Serial data input (P62, P66, P71, (Note 2) P91, P97) Port P62, P66, P71, P91 and P97 direction register (bits 2 and 6 at address 03C216, bit 1 at address 03C316, bit 1 and 7 at address 03C716)= "0" (Can be used as an input port when performing transmission only) Transfer clock output CLKi (P61, P65, P72, (Note 1) P90, P95) Transfer clock input (Note 2) Internal/external clock select bit (bit 3 at addresses 036816, 02E816, 033816, 032816, 02F816) = "0" CTSi/RTSi CTS input (P60, P64, P73, (Note 2) P93, P94) Internal/external clock select bit (bit 3 at addresses 036816, 02E816, 033816, 032816, 02F816) = "1" Port P61, P65, P72, P90 and P95 direction register (bits 1 and 5 at address 03C216, bit 2 at address 03C316, bit 0 and 5 at address 03C716) = "0" CTS/RTS disable bit (bit 4 at addresses 036C16, 02EC16, 033C16, 032C16, 02FC16) ="0" CTS/RTS function select bit (bit 2 at addresses 036C16, 02EC16, 033C16, 032C16, 02FC16) = "0" Port P60, P64, P73, P93 and P94 direction register (bits 0 and 4 at address 03C216, bit 3 at address 03C316, bits 3 and 4 at address 03C716) = "0" RTS output (Note 1) CTS/RTS disable bit (bit 4 at addresses 036C16, 02EC16, 033C16, 032C16, 02FC16) = "0" CTS/RTS function select bit (bit 2 at addresses 036C16, 02EC16, 033C16, 032C16, 02FC16) = "1" Programmable I/O port (Note 2) CTS/RTS disable bit (bit 4 at addresses 036C16, 02EC16, 033C16, 032C16, 02FC16) = "1" ________ Note 1: Select TxD output, CLK output and RTS output by the corresponding function select registers A, B and C. Note 2: Select I/O port by the corresponding function select register A. 178 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock synchronous serial I/O mode * Example of transmit timing (when internal clock is selected) Tc Transfer clock Transmit enable bit (TE) Transmit buffer empty flag (Tl) "1" "0" Data is set in UARTi transmit buffer register "1" "0" Transferred from UARTi transmit buffer register to UARTi transmit register "H" CTSi TCLK "L" Stopped pulsing because CTS = "H" Stopped pulsing because transfer enable bit = "0" CLKi TxDi D0 D 1 D2 D3 D4 D5 D6 D7 Transmit register empty flag (TXEPT) D0 D 1 D2 D3 D4 D5 D 6 D7 D 0 D1 D2 D 3 D 4 D 5 D6 D7 "1" "0" Transmit interrupt "1" request bit (IR) "0" Cleared to "0" when interrupt request is accepted, or cleared by software Shown in ( ) are bit symbols. The above timing applies to the following settings: * Internal clock is selected. * CTS function is selected. * CLK polarity select bit = "0". * Transmit interrupt cause select bit = "0". Tc = TCLK = 2(m + 1) / fi fi: frequency of BRGi count source (f1, f8, f2n) m: value set to BRGi * Example of receive timing (when external clock is selected) "1" Receive enable bit (RE) "0" Transmit enable bit (TE) "0" Transmit buffer empty flag (Tl) "1" Dummy data is set in UARTi transmit buffer register "1" "0" Transferred from UARTi transmit buffer register to UARTi transmit register "H" RTSi "L" 1 / fEXT CLKi Receive data is taken in D0 D 1 D2 D3 D4 D 5 D6 D7 RxDi Receive complete "1" flag (Rl) "0" Receive interrupt request bit (IR) "1" Over run error flag(OER) "1" Transferred from UARTi receive register to UARTi receive buffer register D 0 D1 D2 D3 D 4 D5 D6 D7 D0 D1 D2 D 3 D4 D 5 D Read out from UARTi receive buffer register "0" Cleared to "0" when interrupt request is accepted, or cleared by software "0" Shown in ( ) are bit symbols. The above timing applies to the following settings: * External clock is selected. * RTS function is selected. * CLK polarity select bit = "0". The following conditions are met when the CLKi input before data reception = "H" * Transmit enable bit "1" * Receive enable bit "1" * Dummy data write to UARTi transmit buffer register fEXT: frequency of external clock Figure 1.18.1. Typical transmit/receive timings in clock synchronous serial I/O mode 179 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock synchronous serial I/O mode (a) Polarity select function As shown in Figure 1.18.2, the CLK polarity select bit (bit 6 at addresses 036C16, 02EC16, 033C16, 032C16, 02FC16) allows selection of the polarity of the transfer clock. * When CLK polarity select bit = "0" CLKi TXDi D0 D1 D2 D3 D4 D5 D6 D7 R XD i D0 D1 D2 D3 D4 D5 D6 D7 Note 1: The CLK pin level when not transferring data is "H". * When CLK polarity select bit = "1" CLKi TXDi D0 D1 D2 D3 D4 D5 D6 D7 RXDi D0 D1 D2 D3 D4 D5 D6 D7 Note 2: The CLK pin level when not transferring data is "L". Figure 1.18.2. Polarity of transfer clock (b) LSB first/MSB first select function As shown in Figure 1.18.3, when the transfer format select bit (bit 7 at addresses 036C16, 02EC16, 033C16, 032C16, 02FC16) = "0", the transfer format is "LSB first"; when the bit = "1", the transfer format is "MSB first". * When transfer format select bit = "0" CLKi TXDi D0 D1 D2 D3 D4 D5 D6 D7 LSB first R XD i D0 D1 D2 D3 D4 D5 D6 D7 D2 D1 D0 * When transfer format select bit = "1" CLKi TXDi D7 D6 D5 D4 D3 MSB first RXDi D7 D6 D5 D4 D3 D2 D1 D0 Note: This applies when the CLK polarity select bit = "0". Figure 1.18.3. Transfer format 180 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock synchronous serial I/O mode (c) Continuous receive mode If the continuous receive mode enable bit (bit 5 at address 036D16, 02ED 16, 033D16, 032D16, 02FD16) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data back to the transmit buffer register again. (d) Serial data logic switch function When the data logic select bit (bit6 at address 036D16, 02ED16, 033D16, 032D16, 02FD16) = "1", and writing to transmit buffer register or reading from receive buffer register, data is reversed. Figure 1.18.4 shows the timing example of serial data logic switch. *When LSB first Transfer clock "H" "L" TxDi "H" (no reverse) "L" TxDi "H" (reverse) "L" D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 Figure 1.18.4. Timing for switching serial data logic 181 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock asynchronous serial I/O (UART) mode (2) Clock asynchronous serial I/O (UART) mode The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 1.19.1 and 1.19.2 list the specifications of the UART mode. Figure 1.19.1 shows the UARTi transmit/receive mode register. Table 1.19.1. Specifications of UART Mode (1/2) Item Transfer data format Specification * Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected * Start bit: 1 bit * Parity bit: Odd, even, or nothing as selected * Stop bit: 1 bit or 2 bits as selected Transfer clock * When internal clock is selected (bit 3 at addresses 036816, 02E816, 033816, 032816, 02F816 = "0") : fi/16(m+1) (Note 1) fi = f1, f8, f2n * When external clock is selected (bit 3 at addresses 036816, 02E816, 033816, 032816, 02F816 ="1") : fEXT/16(m+1)(Note 1, 2) _______ _______ _______ _______ Transmission/reception control * CTS function, RTS function, CTS/RTS function chosen to be invalid Transmission start condition * To start transmission, the following requirements must be met: - Transmit enable bit (bit 0 at addresses 036D 16, 02ED16, 033D16, 032D16, 02FD16) = "1" - Transmit buffer empty flag (bit 1 at addresses 036D16, 02ED16, 033D16, 032D16, 02FD16) = "0" _______ _______ - When CTS function selected, CTS input level = "L" - TxD output is selected by the corresponding peripheral function select register A, B and C. Reception start condition * To start reception, the following requirements must be met: - Receive enable bit (bit 2 at addresses 036D16, 02ED16, 033D16, 032D16, 02FD16) = "1" - Start bit detection Interrupt request generation timing * When transmitting - Transmit interrupt cause select bits (bit 4 at address 036D16, 02ED16, 033D16, 032D16, 02FD16) = "0": Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is completed - Transmit interrupt cause select bits (bit 4 at address 036D16, 02ED16, 033D16, 032D16, 02FD16) = "1": Interrupts requested when data transmission from UARTi transfer register is completed * When receiving - Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed Error detection * Overrun error (Note 3) This error occurs when the next data is started to receive and 6.5 transfer clock is elapsed before UARTi receive buffer register are read out. Note 1: `m' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator. Note 2: fEXT is input from the CLKi pin. Note 3: If an overrun error occurs, the UARTi receive buffer will be over written with the next data. 182 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock asynchronous serial I/O (UART) mode Table 1.19.2. Specifications of UART Mode (2/2) Item Specification Error detection * Framing error This error occurs when the number of stop bits set is not detected * Parity error If parity is enabled this error occurs when, the number of 1's in parity and character bits does not match the number of 1's set * Error sum flag This flag is set (= 1) when any of the overrun, framing, and parity errors is e n c o u n tered Select function * Serial data logic switch This function reveres the logic value of transferring data. Start bit, parity bit and stop bit are not reversed. * TxD, RxD I/O polarity switch This function reveres the TxD port output and RxD port input. All I/O data level is reversed. Table 1.19.3 lists the functions of the input/output pins in UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the Nchannel open drain is selected, this pin is in floating state.) Table 1.19.3. Input/output pin functions in UART mode Pin name Function Method of selection TxDi (P63, P67, P70, P92, P96) Serial data output (Note 1) RxDi (P62, P66, P71, P91, P97) Serial data input (Note 2) Port P62, P66, P71, P91 and P97 direction register (bits 2 and 6 at address 03C216, bit 1 at address 03C316, bit 1 and 7 at address 03C716)= "0" (Can be used as an input port when performing transmission only) CLKi (P61, P65, P72, P90, P95) Programmable I/O port (Note 2) Internal/external clock select bit (bit 3 at addresses 036816, 02E816, 033816, 032816, 02F816) = "0" Transfer clock input (Note 2) Internal/external clock select bit (bit 3 at addresses 036816, 02E816, 033816, 032816, 02F816) = "1" Port P61, P65, P72, P90 and P95 direction register (bits 1 and 5 at address 03C216, bit 2 at address 03C316, bits 0 and 5 at address 03C716) = "0" CTS input (Note 2) CTS/RTS disable bit (bit 4 at addresses 036C16, 02EC16, 033C16, 032C16, 02FC16) ="0" CTS/RTS function select bit (bit 2 at addresses 036C16, 02EC16, 033C16, 032C16, 02FC16) = "0" Port P60, P64, P73, P93 and P94 direction register (bits 0 and 4 at address 03C216, bit 3 at address 03C316, bits 3 and 4 at address 03C716) = "0" RTS output (Note 1) CTS/RTS disable bit (bit 4 at addresses 036C16, 02EC16, 033C16, 032C16, 02FC16) = "0" CTS/RTS function select bit (bit 2 at addresses 036C16, 02EC16, 033C16, 032C16, 02FC16) = "1" Programmable I/O port (Note 2) CTS/RTS disable bit (bit 4 at addresses 036C16, 02EC16, 033C16, 032C16, 02FC16) = "1" CTSi/RTSi (P60, P64, P73, P93, P94) ________ Note 1: Select TxD output, CLK output and RTS output by the corresponding function select registers A, B and C. Note 2: Select I/O port by the corresponding function select register A. 183 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock asynchronous serial I/O (UART) mode * Example of transmit timing when transfer data is 8 bits long (parity enabled, one stop bit) The transfer clock stops momentarily as CTS is "H" when the stop bit is checked. The transfer clock starts as the transfer starts immediately CTS changes to "L". Tc Transfer clock Transmit enable bit(TE) "1" Transmit buffer empty flag(TI) "1" "0" Data is set in UARTi transmit buffer register. "0" Transferred from UARTi transmit buffer register to UARTi transmit register "H" CTSi "L" Start bit TxDi Parity bit ST D0 D1 D2 D3 D4 D5 D6 D7 Transmit register empty flag (TXEPT) "1" Transmit interrupt request bit (IR) "1" P Stopped pulsing because transmit enable bit = "0" Stop bit SP ST D0 D1 D2 D3 D4 D5 D6 D7 P ST D0 D1 SP "0" "0" Cleared to "0" when interrupt request is accepted, or cleared by software Shown in ( ) are bit symbols. The above timing applies to the following settings : * Parity is enabled. * One stop bit. * CTS function is selected. * Transmit interrupt cause select bit = "1". Tc = 16 (m + 1) / fi or 16 (m + 1) / fEXT fi : frequency of BRGi count source (f1, f8, f2n) fEXT : frequency of BRGi count source (external clock) m : value set to BRGi * Example of transmit timing when transfer data is 9 bits long (parity disabled, two stop bits) Tc Transfer clock Transmit enable bit(TE) "1" Transmit buffer empty flag(TI) "1" "0" Data is set in UARTi transmit buffer register "0" Transferred from UARTi transmit buffer register to UARTi transmit register Start bit TxDi Stop bit Stop bit ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP SP ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SPSP ST D0 D1 "1" Transmit register empty flag (TXEPT) "0" Transmit interrupt request bit (IR) "1" "0" Cleared to "0" when interrupt request is accepted, or cleared by software Shown in ( ) are bit symbols. The above timing applies to the following settings : * Parity is disabled. * Two stop bits. * CTS function is disabled. * Transmit interrupt cause select bit = "0". Tc = 16 (m + 1) / fi or 16 (m + 1) / fEXT fi : frequency of BRGi count source (f1, f8, f2n) fEXT : frequency of BRGi count source (external clock) m : value set to BRGi Figure 1.19.1. Typical transmit timings in UART mode 184 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock asynchronous serial I/O (UART) mode * Example of receive timing when transfer data is 8 bits long (parity disabled, one stop bit) BRGi count source Receive enable bit "1" "0" Stop bit Start bit RxDi D1 D0 D7 Sampled "L" Receive data taken in Transfer clock Reception triggered when transfer clock "1" is generated by falling edge of start bit Receive complete flag Transferred from UARTi receive register to UARTi receive buffer register "0" "H" "L" RTSi Receive interrupt request bit Becomes "L" by reading the receive buffer "1" "0" Cleared to "0" when interrupt request is accepted, or cleared by software The above timing applies to the following settings : *Parity is disabled. *One stop bit. *RTS function is selected. Figure 1.19.2. Typical receive timing in UART mode (a) Function for switching serial data logic When the data logic select bit (bit 6 of address 036D16, 02ED16, 033D16, 032D16, 02FD16) is assigned 1, data is inverted in writing to the transmission buffer register or reading the reception buffer register. Figure 1.19.3 shows the example of timing for switching serial data logic. * When LSB first, parity enabled, one stop bit Transfer clock "H" "L" TxDi "H" (no reverse) "L" TxDi "H" (reverse) "L" ST D0 D1 D2 D3 D4 D5 D6 D7 P SP ST D0 D1 D2 D3 D4 D5 D6 D7 P SP ST : Start bit P : Even parity SP : Stop bit Figure 1.19.3. Timing for switching serial data logic 185 nt r de me Un elop v de Rev.B2 for proof reading Clock asynchronous serial I/O (UART) mode Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER (b) TxD, RxD I/O polarity reverse function This function is to reverse TxD pin output and RxD pin input. The level of any data to be input or output (including the start bit, stop bit(s), and parity bit) is reversed. Set this function to "0" (not to reverse) for normal use. (c) Bus collision detection function This function is to sample the output level of the TxD pin and the input level of the RxD pin at the rising edge of the transfer clock; if their values are different, then an interrupt request occurs. Figure 1.19.4 shows the example of detection timing of a bus collision (in UART mode). UART0 and UART3 are allocated to software interrupt number 40. UART1 and UART4 are allocated to software interrupt number 41. When selecting UART 0, 3, 1 or 4 bus collision detect function, bit 6 or 7 of external interrupt cause select register (address 031F16) must be set. Transfer clock "H" "L" TxDi "H" ST SP ST SP "L" RxDi "H" "L" Bus collision detection interrupt request signal "1" Bus collision detection interrupt request bit "1" "0" "0" ST : Start bit SP : Stop bit Figure 1.19.4. Detection timing of a bus collision (in UART mode) 186 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UARTi Special Mode Register UARTi Special Mode Register UARTi (i=0 to 4) operate the IIC bus interface (simple IIC bus) using the UARTi special mode register (addresses 036716, 02E716, 033716, 032716 and 02F716) and UARTi special mode register 2 (addresses 036616, 02E616, 033616, 032616 and 02F616). UARTi add special functions using UARTi special mode resister 3 (addresses 036516, 02E516, 035516, 032516 and 02F516). (1) IIC Bus Interface Mode The I2C bus interface mode is provided with UARTi. Table 1.21.1 shows the construction of the UARTi special mode register and UARTi special mode register 2. When the I2C mode select bit (bit 0 in addresses 036716, 02E716, 033716, 032716 and 02F716) is set to "1", the I2C bus (simple I2C bus) interface circuit is enabled. To use the I2C bus, set the SCLi and the SDAi of both master and slave to output with the function select register. Also, set the data output select bit (bit 5 in address 036C16, 02EC16, 033C16, 032C16 and 02FC16) to N-channel open drain output. Table 1.21.1 shows the relationship of the IIC mode select bit to control. To use the chip in the clock synchronized serial I/O mode or UART mode, always set this bit to "0". Table 1.21.1. Features in I2C mode Bus collision detection I2C mode (IICM=1) (Note 1) Start condition detection or stop condition detection UARTi transmission No acknowledgment detection (NACK) UARTi reception Acknowledgment detection (ACK) 4 UARTi transmission output delay Not delayed Delayed 5 P63, P67, P70, P92, P96 at the time when UARTi is in use TxDi (output) SDAi (input/output) 6 P62, P66, P71, P91, P97 at the time when UARTi is in use RxDi (input) SCLi (input/output) 7 P61, P65, P72, P90, P95 at the time when UARTi is in use CLKi P61, P65, P72, P90, P95 (Note 3) 8 DMA factor at the time UARTi reception Acknowledgment detection (ACK) Function Normal mode (IICM=0) (Note 2) 1 Factor of interrupt number 39 to 41 2 Factor of interrupt number 17, 19, 33, 35, 37 3 Factor of interrupt number 18, 20, 34, 36, 38 9 Noise filter width (Note 2) (Note 2) 15ns 50ns 10 Reading P62, P66, P71, P91, P97 Reading the terminal when 0 is assigned to the direction register Reading the terminal regardless of the value of the direction register 11 Initial value of UARTi output H level (when 0 is assigned to the CLK polarity select bit) The value set in latch P63, P67, P70, P92, P96 when the port is selected (Note 3) Note 1: Make the settings given below when I2C mode is used. Set 0 1 0 in bits 2, 1, 0 of the UARTi transmission/reception mode register. Disable the RTS/CTS function. Choose the MSB First function. Note 2: Follow the steps given below to switch from one factor to another. 1. Disable the interrupt of the corresponding number. 2. Switch from a factor to another. 3. Reset the interrupt request flag of the corresponding number. 4. Set an interrupt level of the corresponding number. Note 3: Set an initial value of SDA transmission output when IIC mode (IIC mode select bit = "1") is valid and serial I/O is invalid. 187 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UARTi Special Mode Register TXDi/SDA Timer Selector To DMAi I/O UARTi IICM=1 IICM=0 or IICM2=1 delay Transmission register UARTi IICM=0 SDHI ALS D Q Noize Filter IICM=1 and IICM2=0 To DMAi Arbitration T UARTi transmission/ NACK interrupt request IICM=0 or IICM2=1 IICM=1 Reception register IICM=0 UARTi IICM=1 and IICM2=0 Start condition detection S R Q UARTi reception/ACK interrupt request DMAi request Bus busy Stop condition detection RxDi/SCL D Q T R I/0 NACK D Q T L-synchronous output enabling bit Falling edge detection Data register ACK 9th pulse Selector External clock Bus collision detection UARTi R Falling edge of 9th pulse SWC2 IICM=1 Noize Filter Noize Filter IICM=1 Internal clock UARTi IICM=1 IICM=0 CLK control S Bus collision/start, stop condition detection interrupt request IICM=0 SWC Port reading UARTi IICM=0 CLKi Serector * With IICM set to 1, the port terminal is to be readable even if 1 is assigned to P71 of the direction register. I/0 Timer Figure 1.21.1. Functional block diagram for I2C mode Figure 1.21.1 is a block diagram of the IIC bus interface. The control bits of the IIC bus interface is explained as follow: UARTi Special Mode Register (UiSMR:Addresses 036716, 02E716, 033716, 032716, 02F716) Bit 0 is the IIC mode select bit. When set to "1", ports operate respectively as the SDAi data transmission-reception pin, SCLi clock I/O pin and port. A delay circuit is added to SDAi transmission output, therefore after SCLi is sufficiently L level, SDAi output changes. Port (SCLi) is designed to read pin level regardless of the content of the port direction register. SDAi transmission output is initially set to port in this mode. Furthermore, interrupt factors for the bus collision detection interrupt, UARTi transmission interrupt and UARTi reception interrupt change respectively to the start/stop condition detection interrupts, acknowledge non-detection interrupt and acknowledge detection interrupt. 188 nt r de me Un elop v de Rev.B2 for proof reading UARTi Special Mode Register Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER The start condition detection interrupt is generated when the falling edge at the SDAi pin is detected while the SCLi pin is in the H state. The stop condition detection interrupt is generated when the rising edge at the SDAi pin is detected while the SCLi pin is in the H state. The acknowledge non-detection interrupt is generated when the H level at the SDAi pin is detected at the 9th rise of the transmission clock. The acknowledge detection interrupt is generated when the L level at the SDAi pin is detected at the 9th rise of the transmission clock. Also, DMA transfer can be started when the acknowledge is detected and UARTi transmission is selected as the DMAi request factor. Bit 1 is the arbitration lost detection flag control bit (ABC). Arbitration detects a conflict between data transmitted at SCLi rise and data at the SDAi pin. This detection flag is allocated to bit 11 in UARTi transmission buffer register (addresses 036F16, 02EF16, 033F16, 032F16, 02FF16). It is set to "1" when a conflict is detected. With the arbitration lost detection flag control bit, it can be selected to update the flag in units of bits or bytes. When this bit is set to "1", update is set to units of byte. If a conflict is then detected, the arbitration lost detection flag control bit will be set to "1" at the 9th rise of the clock. When updating in units of byte, always clear ("0" interrupt) the arbitration lost detection flag control bit after the 1st byte has been acknowledged but before the next byte starts transmitting. Bit 2 is the bus busy flag (BBS). It is set to "1" when the start condition is detected, and reset to "0" when the stop condition is detected. Bit 3 is the SCLi L synchronization output enable bit (LSYN). When this bit is set to "1", the port data register is set to "0" in sync with the L level at the SCLi pin. Bit 4 is the bus collision detection sampling clock select bit (ABSCS). The bus collision detection interrupt is generated when RxDi and TxDi level do not conflict with one another. When this bit is "0", a conflict is detected in sync with the rise of the transfer clock. When this bit is "1", detection is made when timer Ai (timer A3 with UART0, timer A4 with UART1, timer A0 with UART2, timer A3 with UART3 and timer A4 with UART4) underflows. Operation is shown in Figure 1.21.2. Bit 5 is the transmission enable bit automatic clear select bit (ACSE). By setting this bit to "1", the transmission bit is automatically reset to "0" when the bus collision detection interrupt factor bit is "1" (when a conflict is detected). Bit 6 is the transmission start condition select bit (SSS). By setting this bit to "1", TxDi transmission starts in sync with the rise at the RxDi pin. 189 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UARTi Special Mode Register 1. Bus collision detect sampling clock select bit (Bit 4 of the UARTi special mode register) 0: Rising edges of the transfer clock CLKi TxDi/RxDi 1: Timer Ai underflow Timer Ai 2. Auto clear function select bit of transmit enable bit (Bit 5 of the UARTi special mode register) CLKi TxDi/RxDi Bus collision detect interrupt request bit Transmit enable bit 3. Transmit start condition select bit (Bit 6 of the UARTi special mode register) 0: In normal state CLKi TxDi Enabling transmission With "1: falling edge of RxDi" selected CLKi TxDi RxDi Figure 1.21.2. Some other functions added 190 nt r de me Un elop v de Rev.B2 for proof reading UARTi Special Mode Register Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UARTi Special Mode Register 2 (UiSMR2:Addresses 036616, 02E616, 033616, 032616, 02F616) Bit 0 is the IIC mode select bit 2 (IICM2). Table 1.21.2 gives control changes by bit when the IIC mode select bit is "1". Start and stop condition detection timing characteristics are shown in Figure 1.21.4. Always set bit 7 (start/stop condition control bit) to "1". Bit 1 is the clock synchronizing bit (CSC). When this bit is set to "1", and the rising edge is detected at pin SCLi while the internal SCL is High level, the internal SCL is changed to Low level, the baud rate generator value is reloaded and the Low sector count starts. Also, while the SCLi pin is Low level, and the internal SCL changes from Low level to High, baud rate generator stops counting. If the SCLi pin is H level, counting restarts. Because of this function, the UARTi transmission-reception clock takes the AND condition for the internal SCL and SCLi pin signals. This function operates from the clock half period before the 1st rise of the UARTi clock to the 9th rise. To use this function, select the internal clock as the transfer clock. Bit 2 is the SCL wait output bit (SWC). When this bit is set to "1", output from the SCLi pin is fixed to L level at the clock's 9th rise. When set to "0", the Low output lock is released. Bit 3 is the SDA output stop bit (ALS). When this bit is set to "1", an arbitration lost is generated. If the arbitration lost detection flag is "1", then the SDAi pin simultaneously becomes high impedance. Bit 4 is the UARTi initialize bit (STC). While this bit is set to "1", the following operations are performed when the start condition is detected. 1. The transmission shift register is initialized and the content of the transmission register is transmitted to the transmission shift register. As such, transmission starts with the 1st bit of the next input clock. However, the UARTi output value remains the same as when the start condition was detected, without changing from when the clock is input to when the 1st bit of data is output. 2. The reception shift register is initialized and reception starts with the 1st bit of the next input clock. 3. The SCL wait output bit is set to "1". As such, the SCLi pin becomes Low level at the rise of the 9th bit of the clock. When UART transmission-reception has started using this function, the content of the transmission buffer available flag does not change. Also, to use this function, select an external clock as the transfer clock. Bit 5 is SCL wait output bit 2 (SWC2). When this bit is set to "1" and serial I/O is selected, an Low level can be forcefully output from the SCLi pin even during UART operation. When this bit is set to "0', the Low output from the SCLi pin is canceled and the UARTi clock is input and output. Bit 6 is the SDA output disable bit (SDHI). When this bit is set to "1", the SDAi pin is forced to high impedance. To overwrite this bit, do so at the rise of the UARTi transfer clock. The arbitration lost detection flag may be set. 191 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UARTi Special Mode Register Table 1.21.2. Functions changed by I2C mode select bit 2 Function IICM2 = 0 IICM2 = 1 Interrupt no. 17, 19, 33, 35, 37 factor Acknowledge not detect (NACK) UARTi transfer (rising edge of the last bit) Interrupt no. 18, 20, 34, 36, 38 factor Acknowledge detect (ACK) UARTi receive (falling edge of the last bit) DMA factor Acknowledge detect (ACK) UARTi receive (falling edge of the last bit) Data transfer timing from UART receive shift register to receive buffer Rising edge of the last bit of receive clock Rising edge of the last bit of receive clock UART receive / ACK interrupt request generation timing Rising edge of the last bit of receive clock Rising edge of the last bit of receive clock 3 to 6 cycles < set up time (Note) 3 to 6 cycles < hold time (Note) Set up time Hold time SCL SDA (Start condition) SDA (Stop condition) Note : Cycle number shows main clock input oscillation frequency f(XIN) cycle number. Figure 1.21.3. Start/stop condition detect timing characteristics UARTi Special Mode Register 3 (UiSMR3:Addresses 036516, 02E516, 033516, 032516, 02F516) Bit 1 is clock phase set bit (CKPH). When both the IIC mode select bit (bit 0 of UARTi special mode select register) and the IIC mode select bit 2 (bit 0 of UiSMR2 register) are "1", functions changed by these bits are shown in table 1.21.3 and figure 1.21.4. Bits 5 to 7 are SDAi digital delay setting bits (DL0 to DL2). By setting these bits, it is possible to turn the SDAi delay OFF or set the BRG count source delay to 2 to 8 cycles. Table 1.21.3. Functions changed by clock phase set bits 192 Function CKPH = 0, IICM = 1, IICM2 = 1 CKPH = 1, IICM = 1, IICM2 = 1 SCL initial and last value Initial value = H, last value = L Initial value = L, last value = L Transfer interrupt factor Rising edge of 9th bit Falling edge of 10th bit Data transfer times from UART receive shift register to receive buffer register Falling edge of 9th bit Two times :falling edge of 9th bit and rising edge of 9th bit nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UARTi Special Mode Register * CKPH= "0" (IICM=1, IICM2=1) SCL SDA D7 D6 D5 D4 D3 D2 D1 D0 D8 (Internal clock, transfer data 9 bits long and MSB first selected.) Receive interrupt Transmit interrupt Transfer to receive buffer * CKPH= "1" (IICM=1, IICM2=1) SCL SDA D7 D6 D5 D4 D3 D2 D1 D0 D8 (Internal clock, transfer data 9 bits long and MSB first selected.) Receive interrupt Transmit interrupt Transfer to receive buffer Figure 1.21.4. Functions changed by clock phase set bits UARTi Special Mode Register 4 (UiSMR4:Addresses 036416, 02E416, 033416, 032416, 02F416) Bit 0 is the start condition generate bit (STAREQ). When the SCL, SDA output select bit (bit 3 of UiSMR4 register) is "1" and this bit is "1", then the start condition is generated. Bit 1 is the restart condition generate bit (RSTAREQ). When the SCL, SDA output select bit (bit 3 of UiSMR4 register) is "1" and this bit is "1", then the restart condition is generated. Bit 2 is the stop condition generate bit (STPREQ). When the SCL, SDA output select bit (bit 3 of UiSMR4 register) is "1" and this bit is "1", then the stop condition is generated. Bit 3 is SCL, SDA output select bit (STSPSEL). Functions changed by these bits are shown in table 1.21.4 and figure 1.21.5. Table 1.21.4. Functions changed by SCL, SDA output select bit Function STSPSEL = 0 STSPSEL = 1 SCL, SDA output Output of SI/O control circuit Output of start/stop condition control circuit Star/stop condition interrupt factor Start/stop condition detection Completion of start/stop condition generation 193 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UARTi Special Mode Register * When slave mode (CKDIR=0, STSPSEL=0) SCL SDA Start condition detection interrupt Stop condition detection interrupt * When master mode (CKDIR=1, STSPSEL=1) STSPSEL=0 STSPSEL=1 STSPSEL=0 STSPSEL=1 STSPSEL=0 SCL SDA STAREQ=1 Start condition detection interrupt STPREQ=1 Stop condition detection interrupt Figure 1.21.5 Functions changed by SCL, SDA output select bit Bit 4 is ACK data bit (ACKD). When the SCL, SDA output select bit (bit 3 of UiSMR4 register) is "0" and the ACK data output enable bit (bit 5 of UiSMR4 register) is "1", then the content of ACK data bit is output to SDAi pin. Bit 5 is ACK data output enable bit (ACKC). When the SCL, SDA output select bit (bit 3 of UiSMR4 register) is "0" and this bit is "1", then the content of ACK data bit is output to SDAi pin. Bit 6 is SCL output stop bit (SCLHI). When this bit is "1", SCLi output is stopped at stop condition detection. (Hi-impedance status). Bit 7 is SCL wait output bit 3 (SWC9). When this bit is "1", SCLi output is fixed to "L" at falling edge of 10th bit of clock. When this bit is "0", SCLi output fixed to "L" is released. 194 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UARTi Special Mode Register (2) Serial Interface Special Function _____ UARTi can control communications on the serial bus using the SSi input pins (Figure 1.21.6). The master outputting the transfer clock transfers data to the slave inputting the transfer clock. In this case, in order to _____ prevent a data collision on the bus, the master floats the output pin of other slaves/masters using the SSi input pins. _____ SSi input pins function between the master and slave are as follows. IC1 IC2 P13 P12 P93(SS3) P93(SS3) P90(CLK3) P90(CLK3) P91(RxD3) P91(STxD3) P92(TxD3) P92(SRxD3) M16C/80 (M) M16C/80 (S) IC3 P93(SS3) P90(CLK3) M :Master S :Slave P91(STxD3) P92(SRxD3) M16C/80 (S) Figure 1.21.6. Serial bus communication control example using the SS input pins < Slave Mode (STxDi and SRxDi are selected, DINC = 1) > _____ When an H level signal is input to an SSi input pin, the STxDi and SRxDi pins both become high _____ impedance, hence the clock input is ignored. When an "L" level signal is input to an SSi input pin, the clock input becomes effective and serial communications are enabled. < Master Mode (TxDi and RxDi are selected, DINC = 0) > _____ _____ The SSi input pins are used with a multiple master system. When an SSi input pin is H level, transmis_____ sion has priority and serial communications are enabled. When an L signal is input to an SSi input pin, another master exists, and the TxDi, RxDi and CLKi pins all become high impedance. Moreover, the trouble error interrupt request bit becomes "1". Communications do not stop even when a trouble error is generated during communications. To stop communications, set bits 0, 1 and 2 of the UARTi transmission-reception mode register (addresses 036816, 02E816, 033816, 032816 and 02F816) to "0". 195 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UARTi Special Mode Register Clock Phase Setting With bit 1 of UARTi special mode register 3 (UiSMR3:addresses 036516, 02E516, 033516, 032516, 02F516) and bit 6 of UARTi transmission-reception control register 0 (addresses 036C16, 02EC16, 033C16, 032C16, 02FC16), four combinations of transfer clock phase and polarity can be selected. Bit 6 of UARTi transmission-reception control register 0 sets transfer clock polarity, whereas bit 1 of UiSMR3 register sets transfer clock phase. Transfer clock phase and polarity must be the same between the master and slave involved in the transfer. < Master (Internal Clock) (DINC = 0) > Figure 1.21.7 shows the transmission and reception timing. < Slave (External Clock) (DINC = 1) > _____ * With "0" for CKPH bit (bit 1 of UiSMR3 register), when an SSi input pin is H level, output data is high _____ impedance. When an SSi input pin is L level, the serial transmission start condition is satisfied, though output is indeterminate. After that, serial transmission is synchronized with the clock. Figure 1.21.8 shows the timing. _____ _____ * With "1" for CKPH bit, when an SSi input pin is H level, output data is high impedance. When an SSi input pin is L level, the first data is output. After that, serial transmission is synchronized with the clock.Figure 1.21.9 shows the thing. "H" Master SS input "L" "H" Clock output (CKPOL=0, CKPH=0) "L" "H" Clock output (CKPOL=1, CKPH=0) "L" Clock output "H" (CKPOL=0, CKPH=1) "L" "H" Clock output (CKPOL=1, CKPH=1) "L" Data output timing "H" "L" D0 D1 D2 D3 D4 D5 D6 Data input timing Figure 1.21.7. The transmission and reception timing in master mode (internal clock) 196 D7 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UARTi Special Mode Register "H" SS input "L" "H" Clock input (CKPOL=0, CKPH=0) "L" "H" Clock input (CKPOL=1, CKPH=0) "L" Data output timing "H" (Note) "L" Data input timing D0 D1 D2 D3 D4 D5 D6 D7 Highinpedance Highinpedance Indeterminate Note :UART2 output is an N-channel open drain and needs to be pulled-up externally. Figure 1.21.8. The transmission and reception timing (CKPH=0) in slave mode (external clock) "H" SS input "L" "H" Clock input (CKPOL=0, CKPH=0) "L" "H" Clock input (CKPOL=1, CKPH=0) "L" Data output timing (Note) "H" "L" D0 D1 D2 D3 D4 D5 D6 D7 Highinpedance Highinpedance Data input timing Note :UART2 output is an N-channel open drain and needs to be pulled-up externally. Figure 1.21.9. The transmission and reception timing (CKPH=1) in slave mode (external clock) 197 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN Module The microcomputer incorporates Full-CAN modules compliant with CAN (Controller Area Network) 2.0B specification. These Full-CAN modules are outlined below. Table 1.22.1 Outline of the CAN module Item Protocol Number of message slots Polarity Acceptance filter Baud rate Remote frame automatic answering function Timestamp function BasicCAN mode Transmit abort function Loopback function Return from bus-off function Description Compliant with CAN 2.0B specification 16 slots 0: Dominant 1: Recessive Global mask: 1 mask (for message slots 0-13) Local mask: 2 masks (for message slots 14 and 15 each) 1 time quantum (Tq) = (BRP + 1) / CPU clock (Note) (BRP = baud rate prescaler set value) Baud rate = 1 / (Tq period x number of Tq's in one bit) ---Max. 1 Mbps BRP: 1-255 (0: Inhibited) Number of Tq's in one bit = Synchronization Segment + Propagation Time Segment + Phase Buffer Segment 1 + Phase Buffer Segment 2 Synchronization Segment : 1 Tq (fixed) Propagation Time Segment : 1 to 8 Tq Phase Buffer Segment 1 : 2 to 8 Tq Phase Buffer Segment 2 : 2 to 8 Tq The message slot that received a remote frame automatically transmits it. This timestamp function is based on a 16-bit counter. A count period can be derived from the CAN bus bit period (as the fundamental period) by dividing it by 1, 2, 3, or 4. The BasicCAN function is realized by using message slots 14 and 15. This function is used to cancel a transmit request. The data the CAN module itself transmitted is received. Forcibly placed into an error active state from a bus-off state. Note: Use a specification conforming resonator whose maximum permissible error of oscillation is not greater than 1.58% 198 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module Data bus Sleep control register Baud rate prescaler BCLK Control register Global mask register Configuration register Local mask register A Expansion ID register Local mask register B Error interrupt mask register Message slot buffer 0 Slot interrupt mask register Slot interrupt status register Acceptance filter support register Status register Slot buffer select register Message slot 0 control register Error interrupt status register Transmit error count register Receive error count register Message slot 0 Acceptance Filter CANOUT CANIN CAN protocol controller Ver 2.0B 16 bits timer Time stamp register Message box (slot 0 to 15) Interrupt control circuit Interrupt request Figure 1.22.1 CAN module blobk diagram CAN0 message slot buffer 0 and 1 can be selected by setting of slot buffer select register. Figure 1.22.2 shows the message slot buffer and 16 bytes of message slots. Figure 1.22.26 to 1.22.30 show related registers. CAN0 message slot buffer 0 (addresses 01E016 to 01EF16) CAN0 message slot buffer 1 (addresses 01F016 to 01FF16) CAN0 message slot buffer 0 standard ID0 CAN0 message slot buffer 0 standard ID1 CAN0 message slot buffer 0 standard ID0 CAN0 message slot buffer 0 extend ID0 CAN0 message slot buffer 0 standard ID1 CAN0 message slot buffer 0 extend ID1 CAN0 message slot buffer 0 extended ID0 CAN0 message slot buffer 0 extend ID2 CAN0 message slot buffer 0 extended ID1 CAN0 message slot buffer 0 data length code CAN0 message slot buffer 0 extended ID2 CAN0 message slot buffer 0 data 0 CAN0 message slot buffer 0 data length code CAN0 message slot buffer 0 data 1 CAN0 message slot buffer 0 data 0 CAN0 message slot buffer 0 data 2 CAN0 message slot buffer 0 data 1 CAN0 message slot buffer 0 data 3 CAN0 message slot buffer 0 data 2 CAN0 message slot buffer 0 data 4 CAN0 message slot buffer 0 data 3 CAN0 message slot buffer 0 data 5 CAN0 message slot buffer 0 data 4 CAN0 message slot buffer 0 data 6 CAN0 message slot buffer 0 data 5 CAN0 message slot buffer 0 data 7 CAN0 message slot buffer 0 data 6 CAN0 message slot buffer 0 time stamp high CAN0 message slot buffer 0 data 7 CAN0 message slot buffer 0 time stamp low CAN0 message slot buffer 0 time stamp high CAN0 message slot buffer 1 time stamp low CAN0 message slot 0 to 15 CAN0 message slot 0 standard ID0 CAN0 message slot 0 standard ID1 CAN0 CAN0 message slot 0 extend ID00 standard ID0 message slot buffer CAN0 CAN0 message slot 0 extend ID10 standard ID1 message slot buffer CAN0 CAN0 message slot 0 extend ID20 extended ID0 message slot buffer CAN0 CAN0 message slot 0 data length0code message slot buffer extended ID1 CAN0 CAN0 message slot 0 data 0 message slot buffer 0 extended ID2 CAN0 CAN0 message slot 0 data 1 message slot buffer 0 data length code CAN0 CAN0 message slot 0 data 2 message slot buffer 0 data 0 CAN0 CAN0 message slot 0 data 3 message slot buffer 0 data 1 CAN0 CAN0 message slot 0 data 4 message slot buffer 0 data 2 CAN0 CAN0 message slot 0 data 5 message slot buffer 0 data 3 CAN0 CAN0 message slot 0 data 6 message slot buffer 0 data 4 CAN0 CAN0 message slot 0 data 7 message slot buffer 0 data 5 CAN0 CAN0 message slot 0 time stamp0high message slot buffer data 6 CAN0 CAN0 message slot 0 time stamp0low message slot buffer data 7 CAN0 message slot 15 time stamp low Figure 1.22.2. Message slot buffer and message slots 199 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 control register 0 b15 (b7) b8 (b0)b7 b0 0 Symbol Address When reset (Note 1) C0CTLR0 020116, 020016 XXXX 0000 XX01 0X012 Bit symbol Reset 0 Loopback Bit name R W Function CAN reset bit 0 0: Reset released 1: Reset requested Loop back mode select bit 0: Loop back function disabled 1: Loop back function enabled Nothing is assigned. When write, set to "0". When read, its contents is indeterminate. BasicCAN Reset 1 Basic CAN mode select bit 0 : Basic CAN mode function disabled 1 : Basic CAN mode function enabled CAN reset bit 1 0 : Reset released 1 : Reset requested Reserved bit Must set to "0". Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. b9 b8 Time stamp prescaler select bit 0 0: CAN bus bit clock is selected TSReset Time stamp counter reset bit 0 : Count enabled 1 : Count reset (set 000016) (Note 2) ECReset Error counter reset bit 0 : Normal operation mode 1 : Error counter reset (Note 2) TSPre0 TSPre1 0 1: Division by 2 of CAN bus bit clock is selected 1 0: Division by 3 of CAN bus bit clock is selected 1 1: Division by 4 of CAN bus bit clock is selected Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note 1: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Note 2: Only writing 1 is accepted. The bit is automatically cleared to 0 in hardware. Figure 1.22.3 CAN0 control register 0 200 nt r de pme n U elo v de Rev.B2 for proof reading CAN Module Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 1. CAN0 control register 0 Bit 0: CAN reset bits 0 and 1 (Reset0 and Reset1) If the Reset0 and Reset1 bits both are set from 1 to 0, CAN communication is enabled after detecting 11 consecutive recessive bits. The CAN Timestamp Register starts counting at the same time communication is enabled. In no case will the CAN be reset unless transmission of all messages are completed. Note 1: Reset0 and Reset1 bits must both be cleared to "0" or set to "1" simutnously. Note 2: Setting a new transmit request is inhibited before the CAN Status Register State_Reset bit is set to 1 and the CAN module is reset after setting the Reset0 and Reset1 bits to 1. Note 3: When the CAN module is reset by setting the Reset0 and Reset1 bits to 1, the CAN Timestamp Register (C0TSR), CAN Transmit Error Counter (C0TEC), and CAN Receive Error Counter (C0REC) are initialized to 0. Note 4: If Reset0 and Reset1 bits sre set to "1" during communication, the CANOUT pin output goes "H" immediately after that. Therefore, setting these bits to 1 while the CAN module is sending a frame may cause a CAN bus error. Note 5: To CAN communication, function select register A1 (PS1), function select register A2 (PS2), function select register B1 (PSL1), function select register B2 (PSL2), function select register C (PSC) and input function select register (IPS) must be set. These registers must be set when CAN module is reset. Bit 1: Loopback mode select bit (LoopBack) Setting the LoopBack bit to 1 enables loopback mode, so that if any receive slot whose ID matches that of a frame the CAN module itself transmitted exists, the frame is received. Note 1: ACK is not returned for the transmit frame. Note 2: Do not set or reset the LoopBack bit while the CAN module is operating (CAN Status Register State_Reset bit = 0). Bit 3: BasicCAN mode select bit (BasicCAN) If this bit is set to 1, message slots 14 and 15 operate in BasicCAN mode. * Operation during BasicCAN mode In BasicCAN mode, message slots 14 and 15 are used with a dual-structured buffer. The received frames whose IDs are found matching by acceptance filtering are stored in slots 14 and 15 alternately. When slot 14 is active (i.e., the next received frame is to be stored in slot 14), this acceptance filtering is accomplished using the ID that is set in slot 14 and local mask A; when slot 15 is active, it is accomplished using the ID that is set in slot 15 and local mask B. Frame types of both data frame and remote frame can be received. When using BasicCAN mode, setting the IDs of two slots and the mask registers the same way helps to reduce the possibility of causing an overrun error. * Procedure for entering BasicCAN mode Make the following settings during initialization. (1) Set the BasicCAN bit to 1. (2) Set the IDs of slots 14 and 15 and Local Mask Registers A and B. (We recommend setting the same value) (3) Set the frame format to be handled with slots 14 and 15 (standard or extended) in the CAN Extended ID Register. (We recommend setting the same format) 201 nt r de me Un elop v de Rev.B2 for proof reading CAN Module Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER (4) Set the Message Slot Control Registers for slots 14 and 15 to receive data frames. Note 1: Do not set or reset the BasicCAN bit while the CAN module is operating (CAN Status Register State_Reset bit = 0). Note 2: Slot 14 is the first slot to become active after clearing the Reset0 bit. Note 3: Even during BasicCAN mode, slot 0 through slot 13 can be used in the same way as when operating normally. Bit 8, 9: Timestamp prescaler select bits (TSPre0, 1) These bits select the count clock source for the timestamp counter. Note 1: Do not set or reset these TSPre0, 1 bits while the CAN module is operating (CAN Status Register State_Reset bit = 0). Bit 10: Timestamp counter reset bit (TSReset) Setting this bit to 1 clears the value of the CAN Timestamp Register (C0TSR) to 000016. This bit is automatically cleared after the CAN Timestamp Register (C0TSR) has its value cleared to 000016. Bit 11: Error counter reset bit (ECReset) Setting this bit to 1 clears the Receive Error Counter Register (C0REC) and Transmit Error Counter Register (C0TEC), with the CAN module forcibly placed in an error active state. This bit is automatically cleared upon entering an error active state. Note 1: When in an error active state, the CAN module becomes ready to communicate when it detects 11 consecutive recessive bits on the CAN bus. 202 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 control register 1 b7 b0 0 0 0 Symbol Address When reset (Note) C0CTLR1 024116 XX0000XX2 Bit symbol Bit name Function R W Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. BankSel Reserved bit Must set to "0". CAN0 bank select bit 0 : Message slot control register selected 1 : Mask register selected Reserved bit Must set to "0". Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.22.4. CAN0 control register 1 2. CAN0 control register 1 Bit 3: CAN0 bank select bit (BankSel) This bit selects between registers allocated to the addresses 022016 through 023F16. Setting the BankSel bit to 0 selects the CAN0 Message Slot Control Register. Setting the BankSel bit to 1 selects the CAN0 Mask Register. 203 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 sleep control register b7 b0 Symbol Address When reset C0SLPR 024216 XXXXXXX02 Bit symbol Sleep Bit name Sleep mode control bit Function 0 : Sleep mode On 1 : Sleep mode Off R W (Note) Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note: After CAN sleep mode is canceled, set up the CAN configuration. While the CAN module is in sleep mode, no SFR registers for the CAN, except the sleep mode control register, can be accessed for read or write. Figure 1.22.5. CAN0 sleep control register 3. CAN0 sleep control register Bit 0: Sleep mode control bit (Sleep) The CAN module isn't supplied with a clock by setting the Sleep bit to 0, and is shifted to sleep mode. The CAN module is supplied with a clock by setting the Sleep bit to 1, and is released from sleep mode. Note: Sleep mode can be shifted to only after CAN is reset (State_Reset bit = 1). 204 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 status register b15 (b7) b8 (b0)b7 b0 Symbol C0STR Bit symbol Address 020316,020216 Bit name Function R W b3 b2 b1 b0 MBox0 MBox1 When reset (Note) X000 0X01 0000 00002 Active slot determination bit MBox2 MBox3 0 0 0 0 0 0 0 1 0 1 1 0 * * 1 1 0 1 1 1 1 1 1 0 : Slot 0 0 : Slot 1 1 : Slot 2 0 : Slot 3 * * 1 : Slot 13 0 : Slot 14 1 : Slot 15 TrmSucc Transmission-finished status 0: Transmission not finished 1: Transmission finished RecSucc Reception-finished status 0: Reception not finished 1: Reception finished TrmState Transmission status 0: Not transmitting 1: Transmitting RecState Reception status 0: Not receiving 1: Receiving State_Reset CAN reset status 0: Operating 1: Reset State_LoopBack Loop back status 0: Normal mode 1: Loop back mode Nothing is assigned. When write, set to "0". When read, its content is indeterminate. State_BasicCAN Basic CAN status 0: Normal mode 1: Basic CAN mode State_BusError CAN bus error 0: No error occurred 1: Error occurred State_ErrPas Error passive status 0: Not error passive state 1: Error passive state State_BusOff Bus-off status 0: Not bus-off state 1: Bus-off state Nothing is assigned. When write, set to "0". When read, its content is indeterminate. Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.22.6. CAN0 status register 4. CAN0 status register Bits 0-3: Active slot determination bits (MBox) When the CAN module finished transmitting data or finished storing received data, the relevant slot number is stored in these bits. The MBox bits cannot be cleared to 0 in software. 205 nt r de me Un elop v de Rev.B2 for proof reading CAN Module Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bit 4: Transmission-finished status (TrmSucc) [Set condition] This bit is set to 1 when the CAN module finished transmitting data normally. [Clear condition] This bit is cleared when the CAN module finished receiving data normally. Bit 5: Reception-finished status (RecSucc) [Set condition] This bit is set to 1 when the CAN module finished receiving data normally (regardless of whether the received message has been stored in a message slot). However, this bit is not set if the received message is one that was transmitted in loopback mode. [Clear condition] This bit is cleared when the CAN module finished transmitting data normally. Bit 6: Transmission status (TrmState) [Set condition] This bit is set to 1 when the CAN module is operating as a transmit node. [Clear condition] This bit is cleared when the CAN module goes to a bus-idle state or starts operating as a receive node. Bit 7: Reception status (RecState) [Set condition] This bit is set to 1 when the CAN module is operating as a receive node. [Clear condition] This bit is cleared when the CAN module goes to a bus-idle state or starts operating as a transmit node. Bit 8: CAN reset status (State_Reset) When the State_Reset bit = 1, it means that the CAN module is in a reset state. [Set condition] This bit is set to 1 when CAN module is in a reset state. [Clear condition] This bit is cleared by clearing the Reset0 or Reset1 bits to 0. Bit 9: Loopback status (State_loopBack) When the State_loopBack bit = 1, it means that the CAN module is operating in loopback mode. [Set condition] This bit is set to 1 by setting the CAN control register LoopBack bit to 1. [Clear condition] This bit is cleared by clearing the LoopBack bit to 0. 206 nt r de pme n U elo v de Rev.B2 for proof reading CAN Module Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bit 11: BasicCAN status (State_BasicCAN) When the State_BasicCAN bit = 1, it means that the CAN module is operating in BasicCAN mode. [Set condition] This bit is set to 1 when the CAN module is operating in BasicCAN mode. Conditions for the CAN module to operate in BasicCAN mode are as follows: * The CAN Control Register BasicCAN bit is set to 1. * Slots 14 and 15 both are set for data frame reception. [Clear condition] This bit is cleared by clearing the BasicCAN bit to 0. Bit 12: CAN bus error (State_BusError) [Set condition] This bit is set to 1 when an error on the CAN bus is detected. [Clear condition] This bit is cleared when the CAN module finished transmitting or receiving normally. Clearing of this bit does not depend on whether the received message has been stored in a message slot. Note :When this bit is 1, although CAN module is reset, this bit does not become to 0. Bit 13: Error passive status (State_ErrPas) When the State_ErrPas bit = 1, it means that the CAN module is in an error-passive state. [Set condition] This bit is set to 1 when the value of C0TEC register or C0REC register exceeds 127, with the CAN module in an error-passive state. [Clear condition] This bit is cleared when the CAN module goes from the error-passive state to any other error state. Note :When this bit is 1, then CAN module is reset, this bit becomes 0 automatically. Bit 14: Bus-off status (State_BusOff) When the State_BusOff bit = 1, it means that the CAN module is in a bus-off state. [Set condition] This bit is set to 1 when the value of the C0TEC register exceeds 255, with the CAN module in a busoff state. [Clear condition] This bit is cleared when the CAN module returns from the bus-off state. 207 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 extended ID register b15 (b7) b8 (b0)b7 b0 Symbol C0IDR Address 020516,020416 When reset (Note) 000016 Bit symbol Bit name IDE15 Expansion ID15 (slot 15) 0: Standard ID format 1: Extended ID format IDE14 Expansion ID14 (slot 14) 0: Standard ID format 1: Extended ID format IDE13 Expansion ID13 (slot 13) 0: Standard ID format 1: Extended ID format IDE12 Expansion ID12 (slot 12) 0: Standard ID format 1: Extended ID format IDE11 Expansion ID11 (slot 11) 0: Standard ID format 1: Extended ID format IDE10 Expansion ID10 (slot 10) 0: Standard ID format 1: Extended ID format IDE9 Expansion ID9 (slot 9) 0: Standard ID format 1: Extended ID format IDE8 Expansion ID8 (slot 8) 0: Standard ID format 1: Extended ID format IDE7 Expansion ID7 (slot 7) 0: Standard ID format 1: Extended ID format IDE6 Expansion ID6 (slot 6) 0: Standard ID format 1: Extended ID format IDE5 Expansion ID5 (slot 5) 0: Standard ID format 1: Extended ID format IDE4 Expansion ID4 (slot 4) 0: Standard ID format 1: Extended ID format IDE3 Expansion ID3 (slot 3) 0: Standard ID format 1: Extended ID format IDE2 Expansion ID2 (slot 2) 0: Standard ID format 1: Extended ID format IDE1 Expansion ID1 (slot 1) 0: Standard ID format 1: Extended ID format IDE0 Expansion ID0 (slot 0) 0: Standard ID format 1: Extended ID format Function R W Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.22.7. CAN0 extended ID register 5. CAN0 extended ID register This register selects the format of a frame handled by the message slot that corresponds to each bit in this register. Setting any bit to 0 selects the standard (Standard ID) format. Setting any bit to 1 selects the extended (Extended ID) format. Note 1: When setting or resetting any bit in this register, make sure the corresponding slot has no transmit or receive request. 208 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 configuration register b15 (b7) b8 (b0)b7 b0 0 Symbol Address When reset (Note) C0CONR 020716,020616 000X16 Bit symbol Bit name Function R W Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. SAM Sampling number 0: Sampled once 1: Sampled three times b7 b6 b5 PTS0 PTS1 Propagation Time Segment PTS2 0 0 0: Propagation Time Segment = 1Tq 0 0 1: Propagation Time Segment = 2Tq 0 1 0: Propagation Time Segment = 3Tq 0 1 1: Propagation Time Segment = 4Tq 1 0 0: Propagation Time Segment = 5Tq 1 0 1: Propagation Time Segment = 6Tq 1 1 0: Propagation Time Segment = 7Tq 1 1 1: Propagation Time Segment = 8Tq b10 b9 b8 PBS10 PBS11 Phase Buffer Segment 1 PBS12 0 0 0: Must not be set 0 0 1: Phase Buffer Segment 1 = 2Tq 0 1 0: Phase Buffer Segment 1 = 3Tq 0 1 1: Phase Buffer Segment 1 = 4Tq 1 0 0: Phase Buffer Segment 1 = 5Tq 1 0 1: Phase Buffer Segment 1 = 6Tq 1 1 0: Phase Buffer Segment 1 = 7Tq 1 1 1: Phase Buffer Segment 1 = 8Tq b13 b12 b11 PBS20 PBS21 Phase Buffer Segment 2 PBS22 SJW0 0 0 0: Must not be set 0 0 1: Phase Buffer Segment 2 = 2Tq 0 1 0: Phase Buffer Segment 2 = 3Tq 0 1 1: Phase Buffer Segment 2 = 4Tq 1 0 0: Phase Buffer Segment 2 = 5Tq 1 0 1: Phase Buffer Segment 2 = 6Tq 1 1 0: Phase Buffer Segment 2 = 7Tq 1 1 1: Phase Buffer Segment 2 = 8Tq b15 b14 reSynchronization Jump Width SJW1 0 0: SJW = 1Tq 0 1: SJW = 2Tq 1 0: SJW = 3Tq 1 1: SJW = 4Tq Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.22.8. CAN0 configuration register 209 nt r de me Un elop v de Rev.B2 for proof reading CAN Module Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 6. CAN0 configuration register Bit 4: SAM bit (SAM) This bit sets the sampling number per one bit. 0: The value sampled at the last of the Phase Buffer Segment 1 becomes the bit value. 1: The bit value is determined by the majority operation circuit using values sampled at the following three points: the last of the Phase Buffer Segment 1, before 1Tq, and before 2Tq. Bits 5-7: PTS bits (RTS00-RTS02) These bits set the width of Propagation Time Segment. Bits 8-10: PBS1 bits (PBS10-PBS12) These bits set the width of Phase Buffer Segment 1. The PBS1 bits must be set to 1 or greater. Bits 11-13: PBS2 bits (PBS20-PBS22) These bits set the width of Phase Buffer Segment 2. The PBS2 bits must be set to 1 or greater. Bits 14, 15: SJW bits (SJW0, SJW1) These bits set the width of reSynchronization Jump Width. The SJW bits must be set to a value equal to or less than PBS2. Table 1.22.2 Bit Timing Setup Example when the CPU Clock = 30 MHz Baud rate BRP Tq period (ns) 1 bit's Tq number PTS+PBS1 1Mbps 1 66.7 15 12 1 66.7 15 11 1 66.7 15 10 2 100 10 7 2 100 10 6 2 100 10 5 500Kbps 2 100 20 16 2 100 20 15 2 100 20 14 3 133.3 15 12 3 133.3 15 11 3 133.3 15 10 4 166.7 12 9 4 166.7 12 8 4 166.7 12 7 5 200 10 7 5 200 10 6 5 200 10 5 210 PBS2 2 3 4 2 3 4 3 4 5 2 3 4 2 3 4 2 3 4 Sample point 87% 80% 73% 80% 70% 60% 85% 80% 75% 87% 80% 73% 83% 75% 67% 80% 70% 60% nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 time stamp register b15 (b7) b8 (b0)b7 (Upper 8-bit) b0 Symbol C0TSR (Lower 8-bit) Address 020916,020816 When reset (Note) 000016 Function Setting range R W 000016 to FFFF16 16 bits count value Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.22.9. CAN0 time stamp register 7. CAN0 Timestamp register The CAN module incorporates a 16-bit counter. The count period for this counter can be derived from the CAN bus bit period by dividing it by 1, 2, 3, or 4 using the CAN0 control register0 (C0CTLR0)'s TSPre0, 1 bits. When the CAN module finishes transmitting or receiving, the CAN0 Timestamp Register (C0TSR) value is captured and the value is automatically stored in a message slot. The C0TSR register starts counting upon clearing the C0CTLR register's Reset and Reset1 bits to 0. Note 1: Setting the C0CTLR0 register's Reset0 and Reset1 bits to 1 resets CAN, and the C0TSR register thereby initialized to 000016. Also, setting the TSReset (timestamp counter reset) bit to 1 initializes the C0TSR register to 000016 on-the-fly (while the CAN remains operating; CAN0 status register's State_Reset bit is "0"). Note 2: During loopback mode, if any receive slot exists in which a message can be stored, the C0TSR register value is stored in the corresponding slot when the CAN module finished receiving. (This storing of the C0TSR register value does not occur at completion of transmission.) CAN0 transmit error count register b7 b0 8-bit Symbol Address When reset (Note) C0TEC 020A16 0016 Function R W Transmit error count value Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.22.10. CAN0 transmit error count register 8. CAN0 transmit error count register When in an error active or an error passive state, the transmit error count value is stored in this register. The count is decremented when the CAN module finished transmitting normally or incremented when an error occurred while transmitting. When in a bus-off state, an indeterminate value is stored in this register. The register is reset to 0016 upon returning to an error active state. 211 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 reception error count register b7 b0 8-bit Symbol C0REC Address 020B16 When reset (Note) 0016 Function R W Reception error count value Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.22.11. CAN0 reception error count register 9. CAN0 reception error count register When in an error active or an error passive state, the receive error count value is stored in this register. The count is decremented when the CAN module finished receiving normally or incremented when an error occurred while receiving. When C0REC > 128 (error passive state) at the time the CAN module finished receiving normally, the C0REC register is set to 127. When in a bus-off state, an indeterminate value is stored in this register. The register is reset to 0016 upon returning to an error active state. CAN0 baud rate prescaler b7 b0 8-bit Symbol C0BRP Address 021716 Function Baud rate prescaler value selected When reset (Note 1) 0116 Setting range R W 0116 to FF16 (Note 2) Note 1: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Note 2: Do not set to "0016" (division by 1). Figure 1.22.12. CAN0 baud rate register 10. CAN0 baud rate prescaler This register is used to set the Tq period, the CAN bit time. The CAN baud rate is determined by (Tq period x number of Tq's in one bit). Tq period = (C0BRP+1)/CPU clock CAN baud rate = 1 / (Tq period x number of Tq's in one bit) Number of Tq's in one bit = Synchronization Segment + Propagation Time Segment + Phase Buffer Segment 1 + Phase Buffer Segment 2 212 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 slot interrupt status register b15 (b7) b8 (b0)b7 b0 Symbol C0SISTR Bit symbol Address 020D16,020C16 When reset (Note 1) 000016 Bit name R W Function request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) SIS14 Slot 14 interrupt request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) SIS13 Slot 13 interrupt request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) SIS12 Slot 12 interrupt request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) SIS11 Slot 11 interrupt request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) Slot 10 interrupt request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) SIS9 Slot 9 interrupt request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) SIS8 Slot 8 interrupt request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) SIS7 Slot 7 interrupt request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) SIS6 Slot 6 interrupt request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) SIS5 Slot 5 interrupt request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) SIS4 Slot 4 interrupt request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) SIS3 Slot 3 interrupt request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) SIS2 Slot 2 interrupt request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) Slot 1 interrupt request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) Slot 0 interrupt request status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) SIS15 SIS10 SIS1 SIS0 Slot 15 interrupt Note 1: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Note 2: "0" can be set. When set to "1", the previous value is remained. Figure 1.22.13. CAN slot interrupt status register 213 nt r de me Un elop v de Rev.B2 for proof reading CAN Module Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 9. CAN0 slot interrupt status register When using CAN interrupts, the CAN0 Slot Interrupt Status Register helps to know which slot requested an interrupt. * For transmit slots The status is set to 1 when the CAN module finished storing the CAN Timestamp Register value in the message slot after completing transmission. To clear this bit, write 0 in software (Note 1). * For receive slots The status is set to 1 when the CAN module finished storing the received message in the message slot after completing reception. To clear this bit, write 0 in software (Note 1). Note 1: To clear any bit of the CAN Interrupt Status Register, write 0 to the bit to be cleared and 1 to all other bits, without using bit clear instructions. Example : Assembler language mov.w #07FFFh, C0SISTR C language c0sister = 0x7FFF; Note 2: For remote frame receive slots whose automatic answering function is enabled, the slot interrupt status bit is set when the CAN module finished receiving a remote frame and when it finished transmitting a data frame. Note 3: For remote frame transmit slots, the slot interrupt status bit is set when the CAN module finished transmitting a remote frame and when it finished receiving a data frame. Note 4: If the slot interrupt status bit is set by an interrupt request at the same time it is cleared by writing in software, the former has priority, i.e., the slot interrupt status bit is set. 214 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 slot interrupt mask register b15 (b7) b8 (b0)b7 b0 Symbol C0SIMKR Bit symbol Address 021116,021016 Bit name When reset (Note) 000016 Function SIM15 Slot 15 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled SIM14 Slot 14 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled SIM13 Slot 13 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled SIM12 Slot 12 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled SIM11 Slot 11 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled SIM10 Slot 10 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled SIM9 Slot 9 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled SIM8 Slot 8 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled SIM7 Slot 7 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled SIM6 Slot 6 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled SIM5 Slot 5 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled SIM4 Slot 4 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled SIM3 Slot 3 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled SIM2 Slot 2 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled SIM1 Slot 1 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled SIM0 Slot 0 interrupt request mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled R W Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.22.14. CAN0 slot interrupt mask register 12. CAN0 slot interrupt mask register This register controls CAN interrupts by enabling or disabling interrupt requests generated by each corresponding slot at completion of transmission or reception. Setting any bit of this register (SIMn where n = 0-15) to 1 enables the interrupt request to be generated by the corresponding slot at completion of transmission or reception. 215 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 error interrupt mask register b7 b6 b5 b4 b3 b2 b1 b0 Symbol C0EIMKR Bit symbol Address 021416 Bit name When reset (Note) XXXX X0002 Function BOIM Bus off interrupt mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled EPIM Error passive interrupt mask bit 0: Interrupt request masked (disabled) 1: Interrupt request enabled BEIM CAN bus error interrupt 0: Interrupt request masked (disabled) 1: Interrupt request enabled mask bit R W Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.22.15. CAN0 error interrupt mask register 13. CAN0 error interrupt mask register Bit 0: Bus-off interrupt mask bit (BOIM) This bit controls CAN interrupts by enabling or disabling interrupt requests generated when the CAN module goes to a bus-off state. Setting this bit to 1 enables a bus-off interrupt request. Bit 1: Error passive interrupt mask bit (EPIM) This bit controls CAN interrupts by enabling or disabling interrupt requests generated when the CAN module goes to an error passive state. Setting this bit to 1 enables an error passive interrupt request. Bit 2: CAN bus error interrupt mask bit (BEIM) This bit controls CAN interrupts by enabling or disabling interrupt requests generated by occurrence of a CAN bus error. Setting this bit to 1 enables a CAN bus error interrupt request. 216 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 error interrupt status register b7 b6 b5 b4 b3 b2 b1 b0 Symbol C0EISTR Bit symbol Address 021516 When reset (Note 1) XXXX X0002 Bit name Function R W BOIS Bus off interrupt status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) EPIS Error passive interrupt status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) BEIS CAN bus error interrupt status bit 0: Interrupt not requested 1: Interrupt requested (Note 2) Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note 1: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Note 2: "0" can be set. When set to "1", the previous value is remained. Figure 1.22.16. CAN0 error interrupt status register 14. CAN0 error interrupt status register When using CAN interrupts, the CAN Error Interrupt Status Register helps to verify the causes of error-derived interrupts. Bit 0: Bus-off interrupt status bit (BOIS) This bit is set to 1 when the CAN module goes to a bus-off state. To clear this bit, write 0 in software (Note 1). Bit 1: Error passive interrupt status bit (EPIS) This bit is set to 1 when the CAN module goes to an error passive state. To clear this bit, write 0 in software (Note 1). Bit 2: CAN bus error interrupt status bit (BEIS) This bit is set to 1 when a CAN communication error is detected. To clear this bit, write 0 in software (Note 1). Note 1: To clear any bit of the CAN Error Interrupt Status Register, write 0 to the bit to be cleared and 1 to all other bits, without using bit clear instructions. Example: Assembler language mov.B #006h, C0EISTR C language c0eistr = 0x06; 217 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module C0SISTR C0SIMKR Slot 15 transmit/receive finished Data bus b0 SIS15 F/F b0 SIM15 F/F 19-source inputs (Level) CAN0 transmit/ receive error interrupt Slot 14 transmit/receive finished b1 SIS14 F/F b1 SIM14 F/F Slot 13 transmit/receive finished b2 SIS13 F/F b2 SIM13 F/F Slot 12 transmit/receive finished b3 SIS12 F/F b3 SIM12 F/F Slot 11 transmit/receive finished b4 SIS11 F/F b4 SIM11 F/F Slot 10 transmit/receive finished b5 SIS10 F/F b5 SIM10 F/F Slot 9 transmit/receive finished b6 SIS9 F/F b6 SIM9 F/F Slot 8 transmit/receive finished b7 SIS8 F/F b7 SIM8 F/F To 11 other input sources on the next page Figure 1.22.17. CAN0 transmit, receive and error interrupt block diagram (1/3) 218 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module C0SISTR C0SIMKR Slot 7 transmit/receive finished Data bus b8 SIS7 F/F b8 SIM7 F/F 19-source inputs To previous page (Level) Slot 6 transmit/receive finished b9 SIS6 F/F b9 SIM6 F/F Slot 5 transmit/receive finished b10 SIS5 F/F b10 SIM5 F/F Slot 4 transmit/receive finished b11 SIS4 F/F b11 SIM4 F/F Slot 3 transmit/receive finished b12 SIS3 F/F b12 SIM3 F/F Slot 2 transmit/receive finished b13 SIS2 F/F b13 SIM2 F/F Slot 1 transmit/receive finished b14 SIS1 F/F b14 SIM1 F/F Slot 0 transmit/receive finished b15 SIS0 F/F b15 SIM0 F/F To 3 other input sources on the next page Figure 1.22.18. CAN0 transmit, receive and error interrupt block diagram (2/3) 219 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module C0EISTR C0EIMKR CAN bus error occur Data bus b2 BEIS F/F b2 BEIM F/F 19-source inputs To the previous page (Level) Shift to error passive state b1 EPIS F/F b1 EPIM F/F Shift to bus off state b0 BOIS F/F b0 BOIM F/F Figure 1.22.19. CAN0 transmit, receive and error interrupt block diagram (3/3) 220 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 global mask register standard ID0 CAN0 local mask register A, B standard ID0 b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address When reset (Note) C0GMR0 C0LMAR0 022816 023016 XXX0 00002 XXX0 00002 C0LMBR0 023816 XXX0 00002 Bit symbol Bit name Function SID6M Standard ID6 0: ID not checked 1: ID checked SID7M Standard ID7 0: ID not checked 1: ID checked SID8M Standard ID8 0: ID not checked 1: ID checked SID9M Standard ID9 0: ID not checked 1: ID checked SID10M Standard ID10 0: ID not checked 1: ID checked R W Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.22.20. CAN0 global mask register standard ID0 and CAN0 local mask register A, B standard ID0 15. CAN0 global mask register standard ID0 CAN0 local mask register A, B standard ID0 The mask registers used for acceptance filtering consist of the global mask register, local mask register A, and local mask register B. The global mask register takes care of message slots 0-13 whereas local mask registers A and B are used for message slots 14 and 15, respectively. * If any bit of this register is set to 0, its corresponding ID bit is masked during acceptance filtering. (The masked bit is not checked for ID; the ID is assumed to be matching.) * If any bit of this register is set to 1, its corresponding ID bit is compared with the received ID during acceptance filtering. If it matches the ID that is set in any message slot, the received data is stored in that slot. Note 1: The global mask register can only be modified when none of the slots 0-13 has receive requests set. Note 2: The local mask register A can only be modified when slot 14 has no receive requests set. Note 3: The local mask register B can only be modified when slot 15 has no receive requests set. 221 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 global mask register standard ID1 CAN0 local mask register A, B standard ID1 b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address When reset (Note) C0GMR1 022916 XX00 00002 C0LMAR1 C0LMBR1 023116 023916 XX00 00002 XX00 00002 Bit symbol Bit name Function SID0M Standard ID0 0: ID not checked 1: ID checked SID1M Standard ID1 0: ID not checked 1: ID checked SID2M Standard ID2 0: ID not checked 1: ID checked SID3M Standard ID3 0: ID not checked 1: ID checked SID4M Standard ID4 0: ID not checked 1: ID checked SID5M Standard ID5 0: ID not checked 1: ID checked R W Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.22.21. CAN0 global mask register standard ID1 and CAN0 local mask register A, B standard ID1 16. CAN0 global mask register standard ID1 CAN0 local mask register A, B standard ID1 The mask registers used for acceptance filtering consist of the global mask register, local mask register A, and local mask register B. The global mask register takes care of message slots 0-13 whereas local mask registers A and B are used for message slots 14 and 15, respectively. * If any bit of this register is set to 0, its corresponding ID bit is masked during acceptance filtering. (The masked bit is not checked for ID; the ID is assumed to be matching.) * If any bit of this register is set to 1, its corresponding ID bit is compared with the received ID during acceptance filtering. If it matches the ID that is set in any message slot, the received data is stored in that slot. Note 1: The global mask register can only be modified when none of the slots 0-13 has receive requests set. Note 2: The local mask register A can only be modified when slot 14 has no receive requests set. Note 3: The local mask register B can only be modified when slot 15 has no receive requests set. 222 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 global mask register extend ID0 CAN0 local mask register A, B extend ID0 b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address When reset (Note) C0GMR2 C0LMAR2 022A16 023216 XXXX 00002 XXXX 00002 C0LMBR2 023A16 XXXX 00002 Bit symbol Bit name Function EID14M Extend ID14 0: ID not checked 1: ID checked EID15M Extend ID15 0: ID not checked 1: ID checked EID16M Extend ID16 0: ID not checked 1: ID checked EID17M Extend ID17 0: ID not checked 1: ID checked R W Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.22.22. CAN0 global mask register extend ID0 and CAN0 local mask register A, B extend ID0 17. CAN0 global mask register extend ID0 CAN0 local mask register A, B extend ID0 The mask registers used for acceptance filtering consist of the global mask register, local mask register A, and local mask register B. The global mask register takes care of message slots 0-13 whereas local mask registers A and B are used for message slots 14 and 15, respectively. * If any bit of this register is set to 0, its corresponding ID bit is masked during acceptance filtering. (The masked bit is not checked for ID; the ID is assumed to be matching.) * If any bit of this register is set to 1, its corresponding ID bit is compared with the received ID during acceptance filtering. If it matches the ID that is set in any message slot, the received data is stored in that slot. Note 1: The global mask register can only be modified when none of the slots 0-13 has receive requests set. Note 2: The local mask register A can only be modified when slot 14 has no receive requests set. Note 3: The local mask register B can only be modified when slot 15 has no receive requests set. 223 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 global mask register extend ID1 CAN0 local mask register A, B extend ID1 b7 b6 b5 b4 b3 b2 b1 b0 Symbol C0GMR3 C0LMAR3 C0LMBR3 Bit symbol Address 022B16 023316 023B16 Bit name When reset (Note) 0016 0016 0016 Function EID6M Extend ID6 0: ID not checked 1: ID checked EID7M Extend ID7 0: ID not checked 1: ID checked EID8M Extend ID8 0: ID not checked 1: ID checked EID9M Extend ID9 0: ID not checked 1: ID checked EID10M Extend ID10 0: ID not checked 1: ID checked EID11M Extend ID11 0: ID not checked 1: ID checked EID12M Extend ID12 0: ID not checked 1: ID checked EID13M Extend ID13 0: ID not checked 1: ID checked R W Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.22.23. CAN0 global mask register extend ID1 and CAN0 local mask register A, B extend ID1 18. CAN0 global mask register extend ID1 CAN0 local mask register A, B extend ID1 The mask registers used for acceptance filtering consist of the global mask register, local mask register A, and local mask register B. The global mask register takes care of message slots 0-13, whereas local mask registers A and B are used for message slots 14 and 15, respectively. * If any bit of this register is set to 0, its corresponding ID bit is masked during acceptance filtering. (The masked bit is not checked for ID; the ID is assumed to be matching.) * If any bit of this register is set to 1, its corresponding ID bit is compared with the received ID during acceptance filtering. If it matches the ID that is set in any message slot, the received data is stored in that slot. Note 1: The global mask register can only be modified when none of the slots 0-13 has receive requests set. Note 2: The local mask register A can only be modified when slot 14 has no receive requests set. Note 3: The local mask register B can only be modified when slot 15 has no receive requests set. 224 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 global mask register extend ID2 CAN0 local mask register A, B extend ID2 b7 b6 b5 b4 b3 b2 b1 b0 Symbol C0GMR4 C0LMAR4 Address 022C16 023416 XX00 00002 XX00 00002 C0LMBR4 023C16 XX00 00002 Bit symbol Bit name When reset (Note) Function EID0M Extend ID0 0: ID not checked 1: ID checked EID1M Extend ID1 0: ID not checked 1: ID checked EID2M Extend ID2 0: ID not checked 1: ID checked EID3M Extend ID3 0: ID not checked 1: ID checked EID4M Extend ID4 0: ID not checked 1: ID checked EID5M Extend ID5 0: ID not checked 1: ID checked R W Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.22.24. CAN0 global mask register extend ID2 and CAN0 local mask register A, B extend ID2 19. CAN0 global mask register extend ID2 CAN0 local mask register A, B extend ID2 The mask registers used for acceptance filtering consist of the global mask register, local mask register A, and local mask register B. The global mask register takes care of message slots 0-13, whereas local mask registers A and B are used for message slots 14 and 15, respectively. * If any bit of this register is set to 0, its corresponding ID bit is masked during acceptance filtering. (The masked bit is not checked for ID; the ID is assumed to be matching.) * If any bit of this register is set to 1, its corresponding ID bit is compared with the received ID during acceptance filtering. If it matches the ID that is set in any message slot, the received data is stored in that slot. Note 1: The global mask register can only be modified when none of the slots 0-13 has receive requests set. Note 2: The local mask register A can only be modified when slot 14 has no receive requests set. Note 3: The local mask register B can only be modified when slot 15 has no receive requests set. 225 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 message slot i control register (i=0 to 15) b7 b6 b5 b4 b3 b2 b1 b0 Symbol C0MCTLi(i=0 to 5) C0MCTLi(i=6 to 11) C0MCTLi(i=12 to 15) Bit symbol When receive, NewData When transmit, SentData When receive, InvalData When transmit, TrmActive Address 023016, 023116, 023216, 023316, 023416, 023516 023616, 023716, 023816, 023916, 023A16, 023B16 023C16, 023D16, 023E16, 023F16 Bit name When reset (Note 1) 0016 0016 0016 R W Function When transmitting When receiving (Note 2) Transmit/receive 0: Not transmitted yet 0: Not received yet finished flag 1: Finished transmitting 1: Finished receiving When transmitting When receiving Transmitting/ 0: Stopped transmitting 0: Stopped receiving receiving flag 1: Accepted transmit request 1: Storing received data MsgLost Overwrite flag 0: Over run error not occurred 1: Over run error occurred Using BasicCan mode 0: Data flame received (status) Remote flame 1: Remote flame received (status) RemActive transmit/receive Not using BasicCan mode status flag 0: Data flame 1: Remote flame (Note 2) (Note 2) RspLock Automatic answering 0: Automatic answering of remote flame enable disable bit 1: Automatic answering of remote flame disable Remote Remote frame set bit 0: Transmit/receive data flame 1: Transmit/receive remote flame RecReq Receive request bit 0: Reception not requested 1: Reception requested TrmReq Transmit request bit 0: Transmission not requested 1: Transmission requested Note 1: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Note 2: "0" can be set. When set to "1", the previous value is remained. Figure 1.22.25. CAN0 message slot i control register 226 nt r de me Un elop v de Rev.B2 for proof reading CAN Module Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 20. CAN0 message slot i control register Bit 0: Transmission finished flag /reception finished flag (SentData, NewData) This bit indicates that the CAN module finished transmitting or receiving a message. * For transmit slots The bit is set to 1 when the CAN module finished transmitting from the message slot. This bit is cleared by writing 0 in software. However, it cannot be cleared when the TrmActive (transmit/receive status) bit = 1. * For receive slots The bit is set to 1 when the CAN module finished receiving a message normally that is to be stored in the message slot. This bit is cleared by writing 0 in software. However, it cannot be cleared when the InvalData (transmit/receive status) bit = 1. Note 1: Before reading received data from the message slot, be sure to clear the NewData (transmission/reception finished status) bit. Also, if the NewData bit is set to 1 after readout, it means that new received data has been stored in the message slot while reading out from the slot, and that the read data contains an indeterminate value. In this case, discard the read data and clear the NewData bit before reading out from the slot again. Note 2: The NewData bit is not set by a completion of remote frame transmission or reception. Bit 1: Transmitting flag /receiving flag (TrmActive, InvalData) This bit indicates that the CAN module is transmitting or receiving a message, with the message slot being accessed. The bit is set to 1 when the CAN module is accessing the message slot and set to 0 when not accessing the message slot. * For transmit slots This bit is set to 1 when the message slot has its transmit request accepted. If the message slot failed in arbitration, this bit is cleared to 0 by occurrence of a CAN bus error or completion of transmission. * For receive slots This bit is set to 1 when the CAN module is receiving a message, with the received message being stored in the message slot. Note that the value read out from the message slot while this bit remains set is indeterminate. Bit 2: Overwrite flag (MsgLost) This bit is useful for the receive slots, those that are set for reception. This bit is set to 1 when while the message slot contains an unread received message, it is overwritten by a new received message. This bit is cleared by writing 0 in software. Bit 3: Remote frame transmit/receive status flag (RemActive) This bit functions differently for slots 0-13 and slots 14, 15. * For slots 0-13 If the slot is set for remote frame transmission (or reception), this bit is set to 1. Then, when the slot finished transmitting (or receiving) a remote frame, this bit is cleared to 0. 227 nt r de me Un elop v de Rev.B2 for proof reading CAN Module Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER * For slots 14 and 15 The RemActive bit functions differently depending on how the CAN Control Register's BasicCAN (BasicCAN mode) bit is set. When BasicCAN = 0 (operating normally), if the slot is set for remote frame transmission (or reception), the RemActive bit is set to 1. When BasicCAN = 1 (operating in BasicCAN mode), the RemActive bit indicates which frame type of message was received. During BasicCAN mode, slots 14 and 15 store the received data whether it be a data frame or a remote frame. If RemActive = 0, it means that the message stored in the slot is a data frame. If RemActive = 1, it means that the message stored in the slot is a remote frame. Bit 4: Automatic answering disable bit (RspLock) This bit is useful for the slots set for remote frame reception, indicating the processing to be performed after receiving a remote frame. If this bit is set to 0, the slot automatically changes to a transmit slot after receiving a remote frame and the message stored in the slot is transmitted as a data frame. If this bit is set to 1, the slot stops operating after receiving a remote frame. Note 1: This bit must always be set to 0 for any slots other than those set for remote frame reception. Bit 5: Remote frame set bit (Remote) Set this bit to 1 for the message slots that handle a remote frame. Message slots can be set to handle a remote frame in the following two ways. * Set to transmit a remote frame and receive a data frame The message stored in the message slot is transmitted as a remote frame. The slot automatically changes to a data frame receive slot after it finished transmitting. However, if it receives a data frame before it finishes transmitting a remote frame, the data frame is stored in the message slot and the remote frame is not transmitted. * Set to receive a remote frame and transmit a data frame The slot receives a remote frame. The processing to be performed after receiving a remote frame depends on how the RspLock (automatic answering disable) bit is set. Bit 6: Receive request bit (RecReq) Set this bit to 1 when using any message slot as a receive slot. Set this bit to 0 when using any message slot as a data frame transmit or remote frame transmit slot. If the TrmReq (transmit request) bit and RecReq (receive request) bit both are set to 1, the operation of the CAN module is indeterminate. Bit 7: Transmit request bit (TrmReq) Set this bit to 1 when using any message slot as a transmit slot. Set this bit to 0 when using any message slot as a data frame receive or remote frame receive slot. 228 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 slot buffer select register b7 b6 b5 b4 b3 b2 b1 b0 Symbol C0SBS Bit symbol Address 024016 When reset (Note 2) 0016 Bit name Function R W b3 b2 b1 b0 SBS00 SBS01 SBS02 CAN0 message slot buffer 0 number select bit SBS03 0 0 0 0 1 1 1 1 0 0 0 1 1 1 1 1 * * * 0 1 1 0 0 0 1 1 0: 0: 1: 0: 0: 1: 0: 1: slot 0 slot 1 slot 2 slot 3 * * * slot 12 slot 13 slot 14 slot 15 (Note 1) b3 b2 b1 b0 SBS10 SBS11 SBS12 CAN0 message slot buffer 1 number select bit SBS13 0 0 0 0 1 1 1 1 0 0 0 1 0 1 1 0 * * * 1 0 1 0 1 1 1 1 0: 0: 1: 0: 0: 1: 0: 1: slot 0 slot 1 slot 2 slot 3 * * * slot 12 slot 13 slot 14 slot 15 (Note 1) Note 1: There is a total of 16 CAN0 message slots for transmission and reception uses, respectively. Each message slot can be selected for use as a transmit or a receive slot. Note 2: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. Figure 1.22.26. CAN0 slot buffer select register 21. CAN0 slot buffer select register Bits 0-3: CAN0 message slot buffer 0 slot number select bits (SBS0) The message slot whose number is selected with these bits appears in CAN0 message slot buffer 0. Bits 4-7: CAN0 message slot buffer 1 slot number select bits (SBS1) The message slot whose number is selected with these bits appears in CAN0 message slot buffer 1. The selected message slot can be identified by reading the message slot buffer. A message written to the message slot buffer is stored in the selected message slot. 229 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 message slot buffer i standard ID0 (i=0,1) (Note) b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address C0SLOTi_0(i=0,1) 01E016, 01F016 Bit symbol When reset Indeterminate Bit name Function SID6 Standard ID6 Message slot j (j=0 to 15) SID7 Standard ID7 Message slot j (j=0 to 15) SID8 Standard ID8 Message slot j (j=0 to 15) SID9 Standard ID9 Message slot j (j=0 to 15) SID10 Standard ID10 Message slot j (j=0 to 15) R W Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note: CAN0 message slot j standard ID0 (j=0 to 15) is stored in this register. j is selected with the slot buffer select register. CAN0 message slot buffer i standard ID1(i=0,1) (Note) b7 b6 b5 b4 b3 b2 b1 b0 Symbol C0SLOTi_1(i=0,1) Bit symbol Address 01E116, 01F116 Bit name When reset Indeterminate Function SID0 Standard ID0 Message slot j (j=0 to 15) SID1 Standard ID1 Message slot j (j=0 to 15) SID2 Standard ID2 Message slot j (j=0 to 15) SID3 Standard ID3 Message slot j (j=0 to 15) SID4 Standard ID4 Message slot j (j=0 to 15) SID5 Standard ID5 Message slot j (j=0 to 15) R W Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note: CAN0 message slot j standard ID1 (j=0 to 15) is stored in this register. j is selected with the slot buffer select register. Figure 1.22.27. CAN0 message slot buffer i standard ID0 and ID1 230 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 message slot buffer i extend ID0 (i=0,1) (Note 1, 2) b7 b6 b5 b4 b3 b2 b1 b0 Symbol C0SLOTi_2(i=0,1) Bit symbol Address 01E216, 01F216 Bit name When reset Indeterminate Function EID14 Extended ID14 Message slot j (j=0 to 15) EID15 Extended ID15 Message slot j (j=0 to 15) EID16 Extended ID16 Message slot j (j=0 to 15) EID17 Extended ID17 Message slot j (j=0 to 15) R W Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note 1: When receive slot is standard ID format, EID bits are indeterminate when saving received data. Note 2: CAN0 message slot j extend ID0 (j=0 to 15) is stored in this register. j is selected with the slot buffer select register. CAN0 message slot buffer i extend ID1 b7 b6 b5 b4 b3 b2 b1 b0 Symbol C0SLOTi_3(i=0,1) Bit symbol (i=0,1) (Note 1,2) Address 01E316, 01F316 When reset Indeterminate Bit name Function EID6 Extended ID6 Message slot j (j=0 to 15) EID7 Extended ID7 Message slot j (j=0 to 15) EID8 Extended ID8 Message slot j (j=0 to 15) EID9 Extended ID9 Message slot j (j=0 to 15) EID10 Extended ID10 Message slot j (j=0 to 15) EID11 Extended ID11 Message slot j (j=0 to 15) EID12 Extended ID12 Message slot j (j=0 to 15) EID13 Extended ID13 Message slot j (j=0 to 15) R W Note 1: When receive slot is standard ID format, EID bits are indeterminate when saving received data. Note 2: CAN0 message slot j extend ID1 (j=0 to 15) is stored in this register. j is selected with the slot buffer select register. Figure 1.22.28. CAN0 message slot buffer i extended ID0 and ID1 231 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 message slot buffer i extend ID2 (i=0,1) (Note 1,2) b7 b6 b5 b4 b3 b2 b1 b0 Symbol C0SLOTi_4(i=0,1) Bit symbol Address 01E416, 01F416 Bit name When reset Indeterminate Function EID0 Extended ID0 Message slot j (j=0 to 15) EID1 Extended ID1 Message slot j (j=0 to 15) EID2 Extended ID2 Message slot j (j=0 to 15) EID3 Extended ID3 Message slot j (j=0 to 15) EID4 Extended ID4 Message slot j (j=0 to 15) EID5 Extended ID5 Message slot j (j=0 to 15) R W Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note 1: When receive slot is standard ID format, EID bits are indeterminate when saving received data. Note 2: CAN0 message slot j extend ID2 (j=0 to 15) is stored in this register. j is selected with the slot buffer select register. CAN0 message slot buffer i data length code (i=0,1)(Note) b7 b6 b5 b4 b3 b2 b1 b0 Symbol C0SLOTi_5(i=0,1) Bit symbol Address 01E516, 01F516 Bit name When reset Indeterminate Function R W DLC0 DLC1 Data length set bit Message slot j (j=0 to 15) DLC2 DLC3 Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note : CAN0 message slot j data length code (j=0 to 15) is stored in this register. j is selected with the slot buffer select register. Figure 1.22.29. CAN0 message slot buffer i extended ID2 and CAN0 message slot buffer i data lengthcode 232 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 message slot buffer i data m (i=0,1 m=0 to 7) b7 b0 Symbol (Note) Address When reset C0SLOT0_n(n=m+6,m=0 to 3) 01E616, 01E716, 01E816, 01E916 Indeterminate C0SLOT0_n(n=m+6,m=4 to 7) 01EA16, 01EB16, 01EC16, 01ED16 Indeterminate C0SLOT1_n(n=m+6,m=0 to 3) 01F616, 01F716, 01F816, 01F916 Indeterminate C0SLOT1_n(n=m+6,m=4 to 7) 01FA16, 01FB16, 01FC16, 01FD16 Indeterminate Function Message slot j data m (j=0 to 15, m=0 to 7) Setting range R W 0016 to FF16 Note: j is selected with the slot buffer select register CAN0 message slot buffer i time stamp high (i=0,1) (Note) b7 b0 Symbol Address C0SLOTi_14(i=0,1) 01EE16, 01FE16 When reset Indeterminate Function Message slot j time stamp high (j=0 to 15) Setting range R W 0016 to FF16 Note : CAN0 message slot j time stamp high (j=0 to 15) is stored in this register. j is selected with the slot buffer select register. CAN0 message slot buffer i time stamp low (i=0,1) (Note) b7 b0 Symbol Address C0SLOTi_15(i=0,1) 01EF16, 01FF16 Function Message slot j time stamp low (j=0 to 15) When reset Indeterminate Setting range R W 0016 to FF16 Note : CAN0 message slot j time stamp low (j=0 to 15) is stored in this register. j is selected with the slot buffer select register. Figure 1.22.30. CAN0 message slot buffer i data m and CAN0 message slot buffer i time stamp 233 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CAN Module CAN0 acceptance filter support register b15 b8 b7 b0 Symbol C0AFS Address 024516,024416 When reset (Note) 010016 Setting range Function Produces receive ID determination data R W 000016 to FFFF16 Note: This applies when the CAN module is supplied with a clock by setting the sleep mode control bit (bit 0 at address 024216) to 1 after reset. b0 b15 Write SID10 SID9 SID8 SID7 SID6 SID5 SID4 SID3 SID2 SID1 SID0 3-8 decode b15 Read b0 b7 b8 CSID7 CSID6 CSID5 CSID4 CSID3 CSID2 CSID1 CSID0 SID10 SID9 SID8 SID7 SID6 SID5 SID4 SID3 b7 From the receive ID of the standard format, this register produces data with which to search the data table. After searching the table using this data, the CAN module determines whether the receive ID is valid or not. Top+0016 Top+0116 Top+DE16 Top+FE16 Top+FF16 b6 b5 b3 b1 b0 6F716 6F616 6F516 6F416 6F316 6F216 6F116 6F016 "0" "0" "0" "0" "1" "0" "0" "0" 7F716 7F616 7F516 7F416 7F316 7F216 7F116 7F016 "0" "0" "0" "0" "0" "0" "0" "1" 7FF16 7FE16 7FD16 7FC16 7FB16 7FA16 7F916 7F816 "0" "0" "1" "0" "0" "0" "0" "0" Bit search information b15 b8 b7 b0 SID5 SID4 SID3 SID2 SID1 SID0 SID10SID9 SID8 SID7 SID6 0 0 1 1 0 0 1 1 0 0 0 1 1 0 1 1 Write to C0AFS SID10 SID0 "6" Receive ID "F" "3" 1 1 0 1 1 1 1 0 0 1 1 "D" "E" "3" Divide to 8 bits and 3 bits 8 bits b15 b8 3 bits b7 b0 0 0 0 0 1 0 0 0 1 1 0 1 1 1 1 0 "0816" Read from C0AFS "D" Bit search information Bit search information b7 0116 0216 0416 0816 1016 2016 4016 8016 0 0 0 0 0 0 0 1 b0 b3 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 "E" Address search information 1 0 0 0 0 0 0 0 Figure 1.22.31. CAN0 acceptance filter support register 234 b2 00716 00616 00516 00416 00316 00216 00116 00016 "0" "0" "0" "0" "0" "0" "1" "0" 00F16 00E16 00D16 00C16 00B16 00A16 00916 00816 "1" "0" "0" "0" "0" "0" "0" "0" Address search information When receive ID is "6F316" b4 Low-order 3 bits of receive ID 016 116 216 316 416 516 616 716 Because the value of these three bits is 3, bit 3 in the table below is 1. (If the value of these three bits is 4, bit 4 in the table below is 1.) n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Intelligent I/O Intelligent I/O uses multifunctional I/O ports for time measurement, waveform generation, clock-synchronous/asynchronous (UART) serial I/O, IE bus (Note) communications, HDLC data processing and more. A single Intelligent I/O group comes with one 16-bit base timer for free running, eight 16-bit registers for time measurement and waveform generation, and two shift registers for 8-bit and 16-bit communications. The M32C/83 has four internal Intelligent I/O groups. Table 1.23.1 lists functions by group. Table 1.23.1. List of functions of intelligent I/O Function Group 0 Group 1 Group 2 Group 3 Group 0,1 cascaded Configuration *Base timer 1 1 1 1 1 *TM *TM/WG register (shared) *WG register 4ch(2ch) 4chs(1ch) - - 4chs(2chs) 4chs(1ch) - - 8chs - - 8chs(3chs) - 8chs(3chs) 8chs(2chs) *Communication shift register 8bits X 2chs 8bits X 2chs 8bits X 2chs - - Max. 4chs (2chs) 2chs - - *Digital filter function *Trigger input prescale function Max. 8chs (3chs) 2chs - - - - Max. 8chs (3chs) 2chs *Gate function for trigger input 2chs 2chs - - 2chs *Single phase waveform output *Phase delayed waveform output *Set/reset waveform output *Bit modulation PWM output *Real-time port output Max. 4chs (1ch) - - Max. 8chs (3chs) - - Max. 8chs (3chs) Max. 8chs (2chs) Max. 8chs (1ch) - - *Parallel real-time port output - - - 8 bits fixed 8 bits fixed Variable length - - - - - - - - - Time measurement functions WG function Communication functions *Bit length *Communication mode 1. Clock synchronous serial I/O 2. UART 3. HDLC data processing 4. IE Bus sub set - Note 1: IE Bus is a trademark of NEC. Note 2: 100-pin specification are in parentheses. - - - - : Present - : Not present TM:Time Measurement WG:Waveform Genaration 235 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Block diagrams for groups 0 to 3 are given in Figures 1.23.1 to 1.23.4. Start bit Reset request from communication block BT0S BTS Reset Gr1 base timer reset 16-bit Base timer 2 x (n+1) Divider f1 Base timer carry output Digital filter INPC00 DF Edge select Ch0 TM/WG register OUTC00/ IST x D0 PWM output INPC01 /ISCLK0 Digital filter DF Edge select Ch1 TM/WG register INPC02 /ISRxD0 Digital filter DF Edge select Ch2 TM register INPC03 Digital filter DF Edge select Ch3 TM register INPC04 Digital filter DF Edge select Ch4 TM/WG register OUTC01/ ISCLK0 PWM output OUTC04 PWM output (Note 1) (Note 1) Ch5 TM/WG register INPC05 Digital filter DF Edge select INPC06 Digital filter DF Edge select Gate function GT Prescale function PR INPC07 Digital filter DF Edge select Gate function GT Prescale function PR OUTC05 Ch6 TM register Ch7 TM register 8 Ch0 to ch7 interrupt request signal / TM input to Gr1 (When cascaded) WG input to Gr1 (When cascaded) Transmit interrupt Clock selector SI/O transmit buffer register (8-bit) SOF generation circuit Transmit buffer Bit insert circuit Transmit register Transmit latch Transmit data generation circuit Transmission Transmit CRC Polarity reversing Start bit generation circuit Clock wait control circuit Transmit output register (8-bit) Parity bit generation circuit Transmit shift register Stop bit generation circuit HDLC data transmit interrupt Transmit buffer Arbitration Clock selector (8bit) Receive buffer Receive shit register Receive data generation circuit Receive CRC Receive input register Reception SI/O receive buffer register (8bit) Bit insert check Polarity reversing Data register (8-bit) Stop bit check Buffer register Receive interrupt Receive shift register Parity bit check Shift register HDLC data process interrupt Receive buffer Start bit check Special interrupt check 4 Special communication interrupt / Comparison register Comparison (8-bit) register Comparison Comparison (8-bit) register register (8-bit) (8-bit) 4 / Comparator Comparator (8-bit) Comparator (8-bit) (8-bit) Comparator (8-bit) 4 / Note 1: These pins aren't connected with external pins in 100-pin version. Note 2: Each register becomes reset status after supplying a clock by setting of the base timer control register 0. Figure 1. 23. 1. Block diagram of intelligent I/O group 0 236 TM: Time Measurement WG: Waveform Generation n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Start bit Reset request from communication block BT1S BTS Reset Base timer carry input f1 Gr0 base timer reset 16bits Base timer 2 x (n+1) Divider WG input from Gr0 (When cascaded) Ch0 TM/WG register (Note) TM input from Gr0 (When cascaded) OUTC10 /IST x D1 /BE1OUT PWM output INPC11 Digital filter DF Edge select Ch1 TM/WG register INPC12 Digital filter DF Edge select Ch2 TM/WG register OUTC11 /ISCLK1 OUTC12 PWM output Ch3 TM/WG register OUTC13 Ch4 TM/WG register OUTC14 PWM output Ch5 TM/WG register INPC16 Digital filter DF Edge select DF Edge select Gate function GT Prescale function GT Prescale function PR Ch6 TM/WG register PR Ch7 TM/WG register OUTC15 OUTC16 PWM output (Note 2) INPC17 Digital filter Gate function (Note 2) OUTC17 8 / Ch0 to ch7 interrupt request signal Transmit interrupt Clock selector SI/O transmit buffer register (8-bit) SOF generation circuit Transmit buffer Bit insert circuit Transmit register Transmit latch Transmit data generation circuit Transmission Transmit CRC Polarity reversing Start bit generation circuit Clock wait control circuit Transmit output register (8-bit) Parity bit generation circuit Transmit shift register Stop bit generation circuit Transmit buffer Arbitration Receive input register Clock selector Receive CRC (8bit) Receive buffer Receive shit register Reception Receive data generation circuit SI/O receive buffer register (8bit) Bit insert check Polarity reversing Stop bit check Buffer register Special interrupt check 4 / Comparison register Comparison (8-bit) register Comparison Comparison (8-bit) register register (8-bit) (8-bit) 4 / Comparator Comparator (8-bit) Comparator (8-bit) Comparator (8-bit) (8-bit) Receive interrupt Receive shift register Parity bit check Shift register HDLC data process interrupt Receive buffer Start bit check Data register (8-bit) HDLC data transmit interrupt Special communication interrupt 4 / Note 1: Ch0 TM register can be used in 32-bit cascade connections. Note 2: These pins aren't connected with external pins in 100-pin version. Note 3: Each register becomes reset status after supplying a clock by setting of the base timer control register 0. TM: Time Measurement WG: Waveform Generation Figure 1. 23. 2. Block diagram of intelligent I/O group 1 237 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Reset BT2S BTS 16-bit Base timer 2 x (n+1) Divider f1 Reset request from communication block Gr1 base timer reset ch0 interrupt request signal Real time port output value ch0 WG register IPS6 0 ISCLK20 ISCLK21 1 ISRxD20 ISRxD21 ISRxD22 1 Digital filter 1 10 ch1 WG register Bit modulation PWM ch2 WG register Bit modulation PWM DF 0 OUTC21 /ISCLK2 OUTC22 PWM output control DF IPS4,5 ch3 WG register Bit modulation PWM ch4 WG register Bit modulation PWM ch5 WG register Bit modulation PWM ch6 WG register Bit modulation PWM ch7 WG register OUTC20 /ISTxD2 PWM output control 0 Digital filter 00 01 Bit modulation PWM OUTC23 OUTC24 PWM output control OUTC25 OUTC26 PWM output control Bit modulation PWM OUTC27 Waveform generation interrupt 8 Transmit buffer register(8-bit) Clock selector Bit counter (Note 1) 8 Transmit register (8-bit) Output control function Transmit parity operation Transmit latch Output inverted Byte counter ACK operation Arbitration lost detect Start bit detect IE start bit interrupt Receive parity operation IE, serial I/O interrupt control IE transmit interrupt IE receive interrupt Serial I/O transmit interrupt Serial I/O receive interrupt Input inverted Receive shift register (8-bit) ID detect Receive buffer register (8-bit) Statement length detect ALL "F" detect Address detect WG: Waveform Generation Note 1: These pins aren't connected with external pins in 100-pin version. Note 2: Each register becomes reset status after supplying a clock by setting of the base timer control register 0. Figure 1. 23. 3. Block diagram of intelligent I/O group 2 238 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O BT3S BTS f1 2 x (n+1) Divider Reset 16-bit Base timer Gr2 base timer reset ch0 interrupt request signal Real time port output value ch0 WG register Bit modulation PWM ch1 WG register Bit modulation PWM ch2 WG register Bit modulation PWM ch3 WG register Bit modulation PWM ch4 WG register Bit modulation PWM OUTC30 PWM output control OUTC31 OUTC32 PWM output control OUTC33 OUTC34 PWM output control ch4 mask register ch5 WG register Bit modulation PWM OUTC35 (Note 1) ch5 mask register ch6 WG register Bit modulation PWM OUTC36 PWM output control ch6 mask register ch7 WG register Bit modulation PWM ch7 mask register OUTC37 8 Waveform generation interrupt WG: Waveform Generation Note 1: These pins aren't connected with external pins in 100-pin version. Note 2: Each register becomes reset status after supplying a clock by setting of the base timer control register 0. Figure 1. 23 . 4. Block diagram of intelligent I/O group 3 239 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Base timer (group 0 to 3) The internally generated count source is a free run source. Base timer specifications are given in Table 1.23.2, base timer registers in Figures 1.23.5 to 1.23.9 and a block diagram in Figure 1.23.10. Group i base timer register (i=0 to 3) b15 (b7) b8 (b0) b7 b0 Symbol GiBT (i=0,1) GiBT (i=2,3) Address 00E116, 00E016, 012116, 012016 016116, 016016, 01A116, 01A016 When reset Indeterminate Indeterminate Setting range Function Count value of the 16-bit base timer R W 000016 to FFFF16 (Note) Note : When this register is read while the base timer is being reset, the value is indeterminate. The counter value is read if the register is output while the timer is running. Written value while the base timer is being reset is ignored. The count starts from "000016" after starting the base timer. When writing value while the base timer is operating, the count starts from the written value immediately after written. Group i base timer control register 0 (i=0 to 3) (Note) b7 b0 Symbol GiBCR0 (i=0 to 3) Bit symbol Address When reset 00E216, 012216, 016216, 01A216 0016 Bit name Function R W b1 b0 BCK0 BCK1 0 0 1 1 DIV0 Divides the count source by 2x(n + 1) for a setting value n (n = 0 to 31). Count source select bit 0 : Clock stop 1 : Must not be set 0 : Must not be set 1 : f1 b6 b5 b4 b3 b2 Count source division ratio select bit (n=0) 0 0 0 0 0 : Division by 2 (n=1) 0 0 0 0 1 : Division by 4 (n=2) 0 0 0 1 0 : Division by 6 : (n=30) 1 1 1 1 0 : Division by 62 (n=31) 1 1 1 1 1 : No division Base timer interrupt select bit 0 : Bit 15 overflow 1 : Bit 14 overflow DIV1 DIV2 DIV3 DIV4 IT Note: In cascade connections, set the same value to the base timer control register 0 of groups 0 and 1. Figure 1. 23. 5. Base timer-related register (1) 240 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Group i base timer control register 1 (i=0,1) b7 b0 0 Symbol Address When reset GiBCR1 (i=0,1) 00E316, 012316 0016 Bit symbol Bit name Function R W RST0 Base timer reset cause select bit 0 0: Synchronizes the base timer reset without resetting the timer 1: Synchronizes the base timer reset with resetting the timer (Note1) RST1 Base timer reset cause select bit 1 0: Does not reset the base timer when it matches WG register ch0 1: Reset the base timer when it matches WG register ch0 (Note 2) RST2 Base timer reset cause select bit 2 0: Does not reset the base timer when input to the INT pin is "L" level 1: Reset the base timer when input to (Note 3) the INT pin is "L" level Reserved bit BTS Base timer start bit Must always set to "0". 0: Base timer reset 1: Base timer count start b6 b5 Up / down control bit 0 0 : Up mode 0 1 : Up / down mode (triangle wave) 1 0 : Two-phase pulse signal processing mode (Note 4) 1 1 : Must not be set Groups 0 and 1 cascaded function select bit 0: 16-bit TM / WG function 1: 32-bit TM / WG function UD0 UD1 CAS (Note 5) Note 1: With group 0, reset synchronizing with group 1 base timer. With group 1, reset synchronizing with group 0 base timer. Note 2: The base timer is reset 2 clock cycles after it matches waveform generation register ch0. Note 3: With group 0, the base timer is reset when "L" level is input to INT0. With group 1, it resets when "L" level is input to INT1. Note 4:Operation of this mode is equal to Timer A two-phase pulse signal processing except count value. Note 5: In cascade connections, set to "8116" for group 0 base timer control register 1. Set to "1000 0XX02" for group 1 base timer control register 1. Figure 1. 23. 6. Base timer-related register (2) 241 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Group 2 base timer control register 1 b7 b0 0 0 0 Symbol Address 016316 G2BCR1 Bit symbol Bit name When reset 0016 Function RST0 Base timer reset cause select bit 0 0 : Synchronizes the group 1 base timer reset without resetting the timer 1 : Synchronizes the group 1 base timer reset with resetting the timer RST1 Base timer reset cause select bit 1 0 : Does not reset the base timer when it matches WG register ch0 1 : Reset the base timer when it matches WG register ch0 (Note) RST2 Base timer reset cause select bit 2 0 : Does not reset the base timer when a reset is requested from the communication additional circuit 1 : Reset the base timer when a reset is requested from the communication additional circuit RST3 Reserve bit Must always set to "0". BTS Base timer start bit 0 : Base timer reset 1 : Base timer count start Reserve bit Must always set to "0". UD0 UD1 PRP Parallel real-time 0 : Not use port function 1 : Use select bit Note : The base timer is reset 2 clock cycles after it matches waveform generation register ch0. Figure 1. 23. 7. Base timer-related register (3) 242 R W n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Group 3 base timer control register 1 b7 b0 0 Symbol Address When reset G3BCR1 01A316 0XX0 X0002 Bit symbol Bit name Function RST0 Base timer reset cause select bit 0 0 : Synchronizes the base timer 2 reset without resetting the timer 1 : Synchronizes the base timer 2 reset with resetting the timer RST1 Base timer reset cause select bit 1 0 : Does not reset the base timer when it matches WG register ch0 1 : Reset the base timer when it matches WG register ch0 (Note) Reserved bit Must always set to "0". R W Nothing is assigned. When write, set to "0". When read, the content is indeterminate. BTS Base timer start bit 0 : Base timer reset 1 : Base timer count start Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. PRP Parallel real-time 0 : Not use port function 1 : Use select bit WG: Waveform Generation Note : The base timer is reset 2 clock cycles after it matches waveform generation register ch0. Figure 1. 23. 8. Base timer-related register (4) 243 n r de me Un elop v de t Rev.B2 for proof reading M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Base timer start register b7 Mitsubishi Microcomputers b0 (Note 1, 2) Symbol Address When reset BSTR 016416 XXXX 00002 Bit symbol Bit name Function BT0S Group 0 base timer start bit 0 : Base timer reset 1 : Base timer count start BT1S Group 1 base timer start bit 0 : Base timer reset 1 : Base timer count start BT2S Group 2 base timer 0 : Base timer reset start bit (Note 2) 1 : Base timer count start BT3S Group 3 base timer start bit R W 0 : Base timer reset 1 : Base timer count start Nothing is assigned. When write, set "0". When read, their contents are indeterminate. Note 1: When starting multiple base timer with this register at the same time (including group 0 and 1 cascaded connection), do the followings. Do not need when starting base timer individually. * Set the same values to each group's base timer clock division ratio ( bits 6 to 0 of base timer control register). * When changing base timer clock division ratio, start base timer twice with the following procedure. (1) Start each group base timer using the base timer start register. (2) After one clock, stop base timer by setting "0016" to base timer start register. (3) Further after one clock, restart each group base timer using the base timer start register. Note 2: This register is enabled after when group 2 base timer control register 0 is set. Figure 1. 23. 9. Base timer-related register (5) 244 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Table 1. 23.2. Base timer specifications Item Specifications Count source f1/2(n+1) n: Set by count source division ratio select bit (n=0 to 31, however, please note when n=31, the counter source is not divided.) Count operation Up count / down count Count start condition Writes "1" for the start bit in the base timer start register or base timer control register 1. (After writing the bit, the base timer resets to "000016" and counting starts.) Count stop condition Writes "0" for both the start bit in the base timer start register and base timer control register 1. Count reset condition Group 0, 1 (1) Synchronizes and resets the base timer with that of another group. Group 0: Synchronizes base timer reset with the group 1 base timer. Group 1: Synchronizes base timer reset with the group 0 base timer. (2) Matches the value of the base timer to the value of WG register 0. (3) Input "L" to INT pin Group 0 : INT 0 pin Group 1 : INT 1 pin The above 3 factors can be used in conjunction with one another. Group 2, 3 (1) Synchronizes and resets the base timer with that of another group. Group 2: Synchronizes base timer reset with the group 1 base timer. Group 3: Synchronizes base timer reset with the group 2 base timer. (2) Matches the value of the base timer to the value of WG register 0. (3) Reset request from communication additional circuit (group 2 only) The above 3 factors can be used in conjunction with one another. Interrupt request generation timing When bit 14 or bit 15 overflows Read from timer *When the base timer is running The count is output when the base timer is read. *When the base timer not running An undefined value is output when the base timer is read. Write to timer Possible. Values that are written while the base timer is resetting are ignored. If values are written while the base timer is running, counting continues after the values are written. Count source switching select bit f1 2(n+1) divider Base timer i b14 b15 Interrupt timing select bit BT0S Base timer i interrupt request Reset signal BTS Overflow signal RST0 Other base timer reset Matched to waveform generation register 0 RST1 RST2 Input "L" to INT pin (Group 0,1) Figure 1. 23.10. Base timer block diagram 245 n r de me Un elop v de t Rev.B2 for proof reading M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O FFFF16 Contents of counter 800016 000016 b14 (Overflow signal) "1" b15 "1" "0" "0" Figure 1. 23.11. Operation timing of base timer 246 Mitsubishi Microcomputers n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Time measurement (group 0 and 1) Synchronizes external trigger input and stores the base timer value in the time measurement register j. Specifications for the time measurement function are given in Table 1.23.3, the time measurement control registers in Figures 1.23.12 to 1.23.13, and the operating timing of the time measurement function in Figure 1.23.14 and 15. Group i time measurement control register j (i=0,1/j=0 to 7) (Note 1) b7 b0 Symbol GiTMCRj(i=0/j=0 to 3) GiTMCRj(i=0/j=4 to 7) GiTMCRj(i=1/j=1, 2) GiTMCRj(i=1/j=6, 7) Bit symbol Address 00D816, 00D916, 00DA16, 00DB16 00DC16, 00DD16, 00DE16, 00DF16 011916, 011A16 011E16, 011F16 Bit name When reset 0016 0016 0016 0016 Function R W b1 b0 CST0 Time measurement trigger select bit CST1 0 0 1 1 0 1 0 1 : No time measurement : Rising edge : Falling edge : Both edges b3 b2 DF0 Digital filter function select bit DF1 0 0 1 1 0 1 0 1 : No digital filter : Must not be set : Base timer clock : f1 GT Gate function select bit (Note 2, 4) 0 : Gate function not used 1 : Gate function used GOC Gate function release select bit (Note 2, 3) 0 : No effect 1 : Release the gate when it matches WG register GSC Gate function release bit (Note 2, 3) 0 : No effect 1 : Gate released PR Prescaler function select bit (Note 2) 0 : Not used 1 : Used WG: Waveform Generation Note 1: The 16-bit time measurement function is available for 8 channels (ch0 to 7) with group 0 and 4 channels (ch1, 2, 6 and 7) with group 1. When using the 16-bit time measurement function, use the time measurement register values for ch0, 3, 4 and 5 of group 1 as they are, or, if writing values, write "0016". The 32-bit time measurement function can be used with 8 channels (ch0 to 7) by linking groups 0 and 1. When using the 32-bit time measurement function, write the same value for time measurement registers of similar channels in groups 0 and 1. Note 2: These functions are available only for time measurement ch6 and 7 (time measurement registers 6 and 7). For ch0 to 5, set "0" for bits 4 to 7 of the time measurement register. Note 3: These bits are valid only when "1" is set for the gate function select bit. Note 4: The gate function cannot be used at the same time as the 32-bit time measurement function. Figure 1. 23. 12. Time measurement-related register (1) 247 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Group i time measurement prescale register j (i=0,1/j=6,7) b7 b0 Symbol GiTPRj(i=0/j=6, 7) GiTPRj(i=1/j=6, 7) Address 00E416, 00E516 012416, 012516 When reset 0016 0016 Function Setting range Prescales time measurement events. (Generates the time measurement request after an n + 1 count.) (Note) R W 0016 to FF16 Note : This function is only built into time measurement ch6 and 7 of Intelligent I/O groups 0 and 1. Group i time measurement register j (i=0,1/j=0 to 7) b15 (b7) b8 (b0) b7 b0 Symbol GiTMj(i=0/j=0 to 2) GiTMj(i=0/j=3 to 5) GiTMj(i=0/j=6,7) GiTMj(i=1/j=0 to 2) GiTMj(i=1/j=3 to 5) GiTMj(i=1/j=6,7) Address 00C116,00C016, 00C316,00C216, 00C516,00C416 00C716,00C616, 00C916,00C816, 00CB16,00CA16 00CD16,00CC16, 00CF16,00CE16 010116,010016, 010316,010216, 010516,010416 010716,010616, 010916,010816, 010B16,010A16 010D16,010C16, 010F16,010E16 Function When reset 000016 000016 000016 000016 000016 000016 Setting range R W When an event occures, the value of the base timer is stored. Group i function select register (i=0, 1) b7 b0 Symbol GiFS (i=0,1) Bit symbol Address 00E716, 012716 Bit name FSC0 Ch0 TM/WG function select bit FSC1 Ch1 TM/WG function select bit FSC2 Ch2 TM/WG function select bit FSC3 Ch3 TM/WG function select bit FSC4 Ch4 TM/WG function select bit FSC5 Ch5 TM/WG function select bit FSC6 Ch6 TM/WG function select bit FSC7 Ch7 TM/WG function select bit When reset 0016 Function R W Whether the corresponding port functions as TM or WG is selected 0 : WG function is selected 1 : TM function is selected Note : In group 0, channles 2, 3, 6 and 7 cannot be selected in 16-bit mode. All channel can be selected in 32-bit mode. In group 1, channles 0 and 3 to 5 cannot be selected in 16-bit mode. All channel can be selected in 32-bit mode. Figure 1. 23. 13. Time measurement-related register (2) 248 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Table 1. 23.3. Specifications of time measurement function Item Specifications Time resolution t=1/(base timer count source) Trigger input polarity select *Rising edge *Falling edge *Both edges Measurement start condition (Note) Write "1" to the function enable bit Measurement stop condition Write "0" to the function enable bit Time measurement timing *Prescaler (only ch6 and ch7) : Every the (m+1) trigger input *No prescaler : Every trigger input Interrupt request generation timing Same timing as time measurement INPC pin function Trigger input pin (Set the corresponding pin to input with the function select register) Select function *Digital filter function Pulses will pass when they match either f1 or the base timerclock 3 times . *Prescaler function (only for ch6 and ch7) Counts trigger inputs and measures time by inputting a trigger of +1 the value of the time measurement prescale register. *Gate function (only for ch6 and ch7) Prohibits the reception of trigger inputs after the time measurement starts for the first trigger input. Trigger input is newly enabled when the below conditions are satisfied. (1) When the base timer i matches the value in WG register j (2) When "1" is written for the gate function release bit This bit automatically becomes "0" after the gate function is released. Note: On channels where both the time measurement function and waveform output function can be used, select the time measurement function for the function select register (addresses 00E716 and 012716). Table 1. 23.4. List of time measurement channels with prescaler function and gate function Group Group 0 Group 1 Channel TM register WG register matehes signal to release gate function ch6 TM register 6 Base timer 0 matches to WG register 4 ch7 TM register 7 Base timer 0 matches to WG register 5 ch6 TM register 6 Base timer 1 matches to WG register 4 ch7 TM register 7 Base timer 1 matches to WG register 5 249 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (a) When the rising edge has been selected as the trigger input polarity Base timer count source Base timer value n-2 n-1 n n+1 n+2 n+3 n+4 n+5 n+6 n+7 n+8 n+9 n+10 n+11 n+12 n+13 n+14 Trigger input Time measurement interrupts request signal Delay by 1 clock Time measurement register n n+5 n+8 (b) When both edges have been selected as the trigger input polarity Base timer count source Base timer value n-2 n-1 n n+1 n+2 n+3 n+4 n+5 n+6 n+7 n+8 n+9 n+10 n+11 n+12 n+13 n+14 Trigger input Time measurement interrupts request signal Time measurement register n n+2 n+5 n+8 n+12 (c) When digital filter is used (count of digital filter) Digital filter count source Trigger input Triggers signal after passing through digital filter Signals which do not match 3 times are stripped off Figure 1. 23. 14 Operation timing of time measurement function 250 Max. 3.5 clock cycles Trigger signal delayed by digital filter n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (a) When prescaler function is used (the value of time measurement prescaler register is "2".) Base timer counter source Base timer n-2 n-1 n n+1 n+2 n+3 n+4 n+5 n+6 n+7 n+8 n+9 n+10 n+11 n+12 n+13 n+14 Trigger input Internal time measurement trigger Prescaler 2 1 0 2 Time measurement interrupts request signal Time measurement register n+1 n+13 (b) When gate function is used (gate function released by matching WG register) Base timer counter source FFFF16 WG register value (XXXX16) Base timer 000016 Function enabled flag Trigger input Internal time measurement trigger This trigger input is invalid because of gate function. Waveform generation register match signal Gate signal Time measurement interrupts request signal Time measurement register Figure 1. 23. 15. Operation timing when gate function and prescaler function is used 251 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Waveform generation (WG) function (group 0 to 3) Waveforms are generated when the base timer value matches the value of WG register j. There are five mode in WG function: single phase waveform output mode (group 0 to 3), phase delayed waveform output mode (group 0 to 3), SR (Set/Reset) waveform output mode (group 0 to 3), bit modulation PWM output mode (group 2 and 3) and parallel real-time port output mode (group 2 and 3). The WG function related registers are shown in Figures 1.23.16 to 1.23.19. Group i waveform generation register j (i=0 to 3/j=0 to 7) b15 (b7) b8 (b0) b7 b0 Symbol GiPOj(i=0/j=0 to 2) GiPOj(i=0/j=3 to 5) GiPOj(i=0/j=6,7) GiPOj(i=1/j=0 to 2) GiPOj(i=1/j=3 to 5) GiPOj(i=1/j=6,7) GiPOj(i=2/j=0 to 2) GiPOj(i=2/j=3 to 5) GiPOj(i=2/j=6,7) GiPOj(i=3/j=0 to 2) GiPOj(i=3/j=3 to 5) GiPOj(i=3/j=6,7) Address 00C116,00C016, 00C316,00C216, 00C516,00C416 00C716,00C616, 00C916,00C816, 00CB16,00CA16 00CD16,00CC16, 00CF16,00CE16 010116,010016, 010316,010216, 010516,010416 010716,010616, 010916,010816, 010B16,010A16 010D16,010C16, 010F16,010E16 014116,014016, 014316,014216, 014516,014416 014716,014616, 014916,014816, 014B16,014A16 014D16,014C16, 014F16,014E16 018116,018016, 018316,018216, 018516,018416 018716,018616, 018916,018816, 018B16,018A16 018D16,018C16, 018F16,018E16 Function When reset XXXX16 XXXX16 XXXX16 XXXX16 XXXX16 XXXX16 XXXX16 XXXX16 XXXX16 XXXX16 XXXX16 XXXX16 Setting range A compared value for waveform generation is stored. (Note) R W 000016 to FFFF16 WG: Waveform Generation Note: When resetting the base timer on ch0, the timer is reset 2 clock cycles after it matches the waveform generation register of ch0. Group 3 waveform generation mask register j (j=4 to 7) b15 (b7) b8 (b0) b7 b0 Symbol Address When reset G3MKj (j=4,5) G3MKj (j=6,7) 019916,019816, 019B16,019A16 XXXX16 019D16,019C16, 019F16,019E16 XXXX16 Function Masks base timer value Setting range (Note 1) (Note 2) R W 000016 to FFFF16 Note 1: This function is provided only for the waveform generation functions on ch 4 to 7 of Intelligent I/O group 3. Note 2: Comparison results are masked in bit positions where a "1" has been set for the register bits. Figure 1. 23. 16. WG-related register (1) 252 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Group i waveform generation control register j (i=0 to 1/ j=0 to 7) (Note 1) b7 b0 Symbol GiPOCRj (i=0/j=0,1) GiPOCRj (i=0/j=4,5) GiPOCRj (i=1/j=0 to 3) GiPOCRj (i=1/j=4 to 7) Bit symbol Address 00D016, 00D116 When reset 0X00X0002 00D416, 00D516 011016, 011116, 011216, 011316 011416, 011516, 011616, 011716 0X00X0002 0X00X0002 0X00X0002 Bit name Function R W b2 b1b0 MOD0 MOD1 Operation mode select bit MOD2 0 0 0 : Single PWM mode (Note 2) 0 0 1 : S-R PWM mode 0 1 0 : Phase delayed PWM mode 0 1 1 : Must not be set 1 0 0 : Must not be set 1 0 1 : Must not be set (Note 3) 1 1 0 : Must not be set 1 1 1 : Assigns communication output to a port (Note 4) Must always set to "0" When read, the value of this bit is indeterminate. IVL Output initial value select bit 0: Outputs "0" as the initial value 1: Outputs "1" as the initial value RLD Reload timing select bit 0: Reloads a new count when CPU writes the count 1: Reloads a new count when the base timer i is reset Must always set "0" When read, the value of this bit is indeterminate. INV Inverted output function 0: Output is not inverted (Note 5) 1: Output is inverted select bit Note 1: Group 0 and 1 have 16-bit WG function and 32-bit WG function. The 16-bit WG function is available for 4 channels (ch=0,1,4,5) with group 0 and 8 channels (ch=0 to 7) with group 1. When using the 16-bit WG function, use the WG register values for ch2, 3, 6 and 7 of group 0 as they are, or, if writing values, write "0016". The 32-bit WG function can be used with 8 channels (ch0 to 7) by linking groups 0 and 1. When using the 32-bit WG function, write the same value for WG registers of similar channels in groups 0 and 1. Note 2: This setting is valid only on even-numbered channels. When this mode is selected, settings for corresponding odd-numbered (even number + 1) channels are ignored. Waveforms are output for even-numbered channels, not output for odd-numbered channels. Note 3: When receiving in UART mode of group 0 and 1, group i WG control register 2 is set to be "000001102". Note 4: This setting is valid only for WG function ch0 and 1. Do not set this value for other channels. Note 5: Inverted output function is allocated at the final stage of WG circuit. Therefore, when selecting Figure 1. 23. 17. WG-related register (2) 253 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Group i waveform generation control register j (i=2 to 3/ j=0 to 7) b7 b0 Symbol Address When reset GiPOCRj (i=2/j=0 to 3) GiPOCRj (i=2/j=4 to 7) GiPOCRj (i=3/j=0 to 3) GiPOCRj (i=3/j=4 to 7) 015016, 015116, 015216, 015316 0X00 X0002 015416, 015516, 015616, 015716 0X00 X0002 019016, 019116, 019216, 019316 0X00 X0002 019416, 019516, 019616, 019716 0X00 X0002 Bit symbol Bit name Function R W b2 b1b0 MOD0 MOD1 Operation mode select bit MOD2 0 0 0 : Single PWM mode (Note 1) 0 0 1 : S-R PWM mode 0 1 0 : Phase delayed PWM mode 0 1 1 : Must not be set 1 0 0 : Bit modulation PWM mode 1 0 1 : Must not be set 1 1 0 : Must not be set 1 1 1 : Assigns communication output to a port (Note 2) PRT Parallel RTP output trigger select bit 0: Match of WG register j isn't trigger 1: Match of WG register j is trigger IVL Output initial value select bit 0: Outputs "0" as the initial value 1: Outputs "1" as the initial value RLD Reload timing select bit 0: Reloads a new count when CPU writes the count 1: Reloads a new count when the base timer i is reset RTP RTP port function select bit 0: Not use 1: Use INV Inverted output function 0: Output is not inverted (Note 3) 1: Output is inverted select bit Note 1: This setting is valid only on even-numbered channels. When this mode is selected, settings for corresponding odd-numbered (even number + 1) channels are ignored. Waveforms are output for even-numbered channels, not output for odd-numbered channels. Note 2: This setting is valid only for group 2 WG function ch0 and 1. Do not set this value for other channels. Note 3: Inverted output function is allocated at the final stage of WG circuit. Therefore, when selecting "0" output by IVL bit and inverted output by INV bit, "1" is output. Group i function enable register (i=0 to 3) b7 b0 Symbol GiFE (i=0 to 3) Bit symbol Bit name IFE0 Ch0 function enable bit IFE1 Ch1 function enable bit IFE2 Ch2 function enable bit IFE3 Ch3 function enable bit IFE4 Ch4 function enable bit IFE5 Ch5 function enable bit IFE6 Ch6 function enable bit IFE7 Ch7 function enable bit Figure 1. 23. 18. WG-related register (3) 254 Address 00E616, 012616, 016616, 01A616 When reset 0016 Function Whether the corresponding port functions is selected 0 : Disables function on ch i 1 : Enables function on ch i R W n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O Group i function select register (i=0, 1) b7 b0 Symbol GiFS (i=0,1) Bit symbol Address 00E716, 012716 Bit name FSC0 Ch0 TM/WG function select bit FSC1 Ch1 TM/WG function select bit FSC2 Ch2 TM/WG function select bit FSC3 Ch3 TM/WG function select bit FSC4 Ch4 TM/WG function select bit FSC5 Ch5 TM/WG function select bit FSC6 Ch6 TM/WG function select bit FSC7 Ch7 TM/WG function select bit When reset 0016 Function R W Whether the corresponding port functions as TM or WG is selected 0 : WG function is selected 1 : TM function is selected Note : In group 0, channles 2, 3, 6 and 7 cannot be selected in 16-bit mode. All channel can be selected in 32-bit mode. In group 1, channles 0 and 3 to 5 cannot be selected in 16-bit mode. All channel can be selected in 32-bit mode. Group i RTP output buffer register (i=2,3) b7 b0 Symbol GiRTP (i=2,3) Bit symbol Address 016716, 01A716 Bit name RTP0 Ch0 RTP output buffer RTP1 Ch1 RTP output buffer RTP2 Ch2 RTP output buffer RTP3 Ch3 RTP output buffer RTP4 Ch4 RTP output buffer RTP5 Ch5 RTP output buffer RTP6 Ch6 RTP output buffer RTP7 Ch7 RTP output buffer When reset 0016 Function R W The corresponding port's output value is set 0 : Output "0" 1 : Output "1" Figure 1. 23. 19. WG-related register (4) 255 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (1) Single phase waveform output mode (group 0 to 3) This mode is set when the base timer value matches the value of WG register j, and reset when the base timer overflows or the count is reset. Specifications for the single phase waveform output mode are given in Table 1.23.5 and an operating chart for the single phase waveform output mode in Figure 1.23.20. Table 1. 23.5. Specifications of single phase waveform output mode Item Specifications Output waveform *When free run operation Period : Base timer count source x 1/65536 "H" level width : 1/base timer count source x (65536 - m) *Resetting when the base timer matches WG register 0 (ch0) Period : Base timer count source x 1/(k+2) "H" level width : 1/base timer count source x (k+2-m) m : values set to WG register j k: values set to WG register 0 Waveform output start condition Write "1" to the function enable bit(Note) Waveform output stop condition Write "0" to the function enable bit Interrupt generation timing When the base timer value matches the WG register j OUTC pin Pulse output (Corresponding pins are set with the function select register.) Read from the WG register 0 The set value is output Write to the WG register 0 Can always write Select function *Initial value setting function Sets output level used at waveform output start *Inverted output function Inverts waveform output level and outputs the waveform from the OUTC pin Note: On channels where both the time measurement function and waveform output function can be used, select the waveform output function for the function select register (addresses 00E716 and 012716). Reset when channel 0 (xxxa16) is matched When WG register is "xxxa16" Count source xxxa xxxb xxxc xxxd Base timer Output waveform xxxe ffff 0000 0001 xxxa xxxb 0000 0001 0002 0003 "H" "L" "1" Interrupt request flag "0" Cleared by software. Figure 1. 23. 20. Operation timing in single phase waveform output mode 256 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (2) Phase delayed waveform output mode (group 0 to 3) This mode is repeatedly set and reset when the base timer value matches the value of WG register j. Specifications for the phase delayed waveform output mode are given in Table 1.23.6 and an operation timing in phase delayed waveform output mode in Figure 1.23.21. Table 1. 23.6. Specifications of phase delayed waveform output mode Item Specifications Output waveform *When free run operation Period : Base timer count source x 1/65536 x 1/2 "H" and "L" level width : 1/base timer count source x 65536 *Resetting when group i base timer matches WG register 0 (ch0) Period : Base timer count source x 1/(k+2) x 1/2 "H" and "L" level width : 1/base timer count source x (k+2) k : values set to WG register 0 Waveform output start condition Write "1" to the function enable bit (Note) Waveform output stop condition Write "0" to the function enable bit Interrupt generation timing When the base timer value matches the WG register j OUTCij pin Pulse output (Corresponding pins are set with the function select register.) Read from the WG register The set value is output Write to the WG register Can always write Select function *Initial value setting function Sets output level used at waveform output start *Inverted output function Inverts waveform output level and outputs the waveform from the OUTC pin Note : On channels where both the time measurement function and waveform output function can be used, select the waveform output function for the function select register (addresses 00E716 and 012716). When WG register is "xxxb16" Count source Base timer xxxa xxxb xxxc Output waveform "H" Interrupt request flag "1" "0" ffff 0000 0001 xxxa xxxb xxxc xxxd "L" Cleared by software. Cleared by software. Figure 1. 23. 21. Operation timing in phase delayed waveform output mode 257 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (3) SR (Set/Reset) waveform output mode (group 0 to 3) This mode is set when the base timer value matches the value of WG register j (j is an even-numbered channel), and reset when the base timer matches the WG register (j + 1) or the base timer value is "0". Specifications for the SR waveform output mode are given in Table 1.23.7 and an operating chart for the SR waveform output mode in Figure 1.23.22. Table 1. 23.7. Specifications of SR waveform output mode Item Output waveform Specifications *When free run operation Period : Base timer count source x 1/65536 "H" level width : 1/base timer count source x (m-p) *Resetting when base timer matches WG register 0 (ch0) Period : Base timer count source x 1/(k+2) (Note 1) "H" level width : 1/base timer count source x (m-p) m : values set to WG register j p : values set to WG register i(j+1) k : values set to WG register 0 (j is an even-numbered channel) (Note 2) Waveform output start condition Write "1" to the function enable bit (Note 3) Waveform output stop condition Write "0" to the function enable bit Interrupt generation timing When the base timer value matches the WG register j OUTC pin (Note 4) Pulse output (Corresponding pins are set with the function select register.) Read from the WG register The set value is output Write to the WG register Can always write Select function (Note 5) *Initial value setting function Sets output level used at waveform output start *Inverted output function Inverts waveform output level and outputs the waveform from the OUTC pin Note 1: The SR waveform output function that sets and resets the mode on ch0 and 1 cannot be used when the base timer is reset by WG register 0 (ch0). Note 2: Set WG register values for odd-numbered channels that are lower than even-numbered channels. Note 3: On channels where both the time measurement function and waveform output function can be used, select the waveform output function for the function select register (addresses 00E716 and 012716). Note 4: SR waveforms are output for even-numbered channels only. Note 5: Settings for the WG control register on the odd-numbered channels are ignored. 258 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O When WG register j is "xxxb16" and WG register j + 1 is "yyya16" Count source Base timer xxxa xxxb xxxc Output waveform "H" Channel j Interrupt request flag "1" "0" Channel j+1 Interrupt request flag "1" "0" yyy9 yyya yyyb yyyc "L" Cleared by software. Cleared by software. Figure 1. 23. 22. Operation timing in SR waveform output mode 259 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (4) Bit modulation PWM output mode (group 2 and 3) This mode performs PWM to improve output resolution. Specifications for the bit modulation PWM mode are given in Table 1.23.8 and an operating chart for the bit modulation PWM mode in Figure 1.23.23. Table 1. 23.8. Specifications of bit modulation PWM mode Item Specifications Output waveform Period : Base timer count source x 1/64 "H" level width (avelage) : 1/base timer count source x [k+(m/1024)] k : values set to WG register j (six high-order bits) m : values set to WG register j (ten lower-order bits) Waveform output start condition Write "1" to the function enable bit Waveform output stop condition Write "0" to the function enable bit Interrupt generation timing When the base timer value matches the WG register j OUTC pin Pulse output (Corresponding pins are set with the function select register.) Read from the WG register j The set value is output Write to the WG register j Can always write Select function *Initial value setting function Sets output level used at waveform output start *Inverted output function Inverts waveform output level and outputs the waveform from the OUTC pin Sets PWM width k=0 to 63 (3F16) b15 Sets bit modulation frequency m=0 to 1023 (3FF16) b10 b9 b0 WG register j 1024 pulses 3F16 Base timer 6 low-order bits Set value k 0016 k Output waveform Base timer 6 low-order bits 3F16 Set value k 0016 Base timer count source Internal signal Output waveform k A AA AA Increases the "L" level width for 1 clock cycle for an m number of pulses out of 1,024 A k+1 Figure 1. 23. 23. Operation timing in bit modulation PWM mode 260 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (5) Real-time port output mode (group 2 and 3) This mode outputs the value set in the real-time port register from the OUTC pin when the base timer value matches the value of WG register j. Specifications for the real-time port output mode are given in Table 1.23.9 and a block diagram and timing chart of the real-time port output function in Figure 1.23.24. Table 1. 23.9. Specifications of real-time port output mode Item Specifications Waveform output start condition Write "1" to the function enable bit Waveform output stop condition Write "0" to the function enable bit Interrupt generation timing When the base timer value matches the WG register j OUTC pin RTP output (Corresponding pins are set with the function select register.) Read from the WG register j The set value is output Write to the WG register j Can always write Read from the RTP output buffer register The set value is output Write to the RTP output buffer register Can always write Select function *Initial value setting function Sets output level used at waveform output start *Inverted output function Inverts waveform output level and outputs the waveform from the OUTC pin Base timer AAA AAA AAA AAA AAA AAA RTP output buffer register bit0 WG register 0 bit6 WG register 6 bit7 WG register 7 RTP output DQ OUTCi0 T DQ OUTCi6 T DQ OUTCi7 (i=2, 3) T When WG register j = "xxx816" and bit j of RTP output buffer register = "1" (previous value is 0) Count source xxx5 xxx6 xxx7 xxx8 Base timer xxx9 xxxa xxxb xxxc xxxd xxxe xxxf "H" Output waveform "L" "1" Channel i interrupt request flag "0" Cleared by software. Figure 1. 23. 24. Block diagram and operation timing of real-time port output function 261 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (6) Parallel real-time port output mode (group 2 and 3) This mode outputs the value set in the real-time port register from the OUTC pin when the base timer value matches the value of WG register j. Specifications for the parallel real-time port output mode are given in Table 1.23.10 and a block diagram and timing chart of the real-time port output function in Figure 1.23.25. Table 1. 23.10. Specifications of parallel real-time port output mode Item Specifications Waveform output start condition Write "1" to the function enable bit Waveform output stop condition Write "0" to the function enable bit Interrupt generation timing When the base timer value matches the WG register OUTC pin RTP output (Corresponding pins are set with the function select register.) Read from the WG register The set value is output Write to the WG register Can always write Read from the RTP output buffer register The set value is output Write to the RTP output buffer register Can always write Select function *Initial value setting function Sets output level used at waveform output start *Inverted output function Inverts waveform output level and outputs the waveform from the OUTC pin 262 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O AA AA AA AA AA AA AA AA AA AA AA Real-time port output buffer register Base timer bit0 bit1 WG register 0 WG register 1 bit2 WG register 2 bit3 WG register 3 WG register 4 bit4 WG register 5 bit5 WG register 6 WG register 7 bit6 bit7 Real-time port output DQ OUTCi0 T DQ OUTCi1 T DQ OUTCi2 T DQ OUTCi3 T DQ OUTCi4 T DQ OUTCi5 T DQ OUTCi6 T DQ OUTCi7 T (i=2, 3) When WG register j = "xxx116" RTP output buffer register = "0xxx xx012" WG register j + 1 = "xxx516" RTP output buffer register = "1xxx xx102" (this value is saved to RTP output buffer register as channel j interrupt request trigger) WG register j + 2 = "xxxC16" RTP output buffer register = "1xxx xx112" (this value is saved to RTP output buffer register as channel j+1 interrupt request trigger) Count source xxx1 xxx2 xxx3 xxx4 Base timer Output waveform OUTCi0 Output waveform OUTCi1 xxx5 xxx6 xxx7 xxxc xxxd xxxe xxxf "H" "L" "H" "L" Output waveform OUTCi7 "H" Channel j interrupt request flag "1" "0" Channel j+1 interrupt request flag "1" "0" Channel j+2 interrupt request flag "1" "0" "L" Cleared by software. Cleared by software. Cleared by software. Figure 1. 23. 25. Block diagram and operation timing of parallel real-time port output function 263 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) Serial I/O (group 0 to 2) Intelligent I/O groups 0 to 2 each have two internal 8-bit shift registers. When used in conjunction with the time measurement (TM) function or WG function, these shift registers enable clock synchronous/asynchronous serial communications. (1) Clock synchronous serial I/O mode (group 0, 1) Intelligent I/O groups 0 and 1 each have communication block that have two internal 8-bit shift registers. When used in conjunction with the communication block and WG function, these shift registers enable 8-bit clock synchronous and HDLC data process function. When used in conjunction with the communication block, TM function and WG function, these shift registers enable 8-bit clock asynchronous communication. Table 1.23.11 lists using registers in group 0 and 1, figure 1.23.26 to 1.23.29 shows the related registers. Table 1.23.11. Using registers in group 0 and 1 Clock synchronous serial I/O UART HDLC Base timer control register 0 Base timer control register 1 Time measument control register 2 - - Waveform generate control register 0 Waveform generate control register 1 - - Waveform generate control register 2 - Waveform generate control register 3 - Waveform generate register 0 Waveform generate register 1 - Time measument /Waveform generate register 2 - Waveform generate register 3 - Function select register Function enable register SI/O communication mode register SI/O extended mode register - - SI/O communication control register SI/O extended transmit control register - - SI/O extended receive control register - - SI/O special communication interrupt detect register - - SI/O receive buffer register Transmit buffer (Receive data register ) - - Data compare register j (j=0 to 3) - - Data mask register j (j=0, 1) - - Transmit CRC code register - - Receive CRC code register - - Transmit output register - - Receive input register - - : Use 264 - : Not use nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) Group i receive input register (i=0,1) b7 b0 Symbol Address 00EC16, 012C16 GiRI (i=0, 1) When reset Indeterminate Function Setting range Data that is input to the receive data process unit R W 0016 to FF16 Group i transmit output register (i=0,1) b7 b0 Symbol Address When reset GiTO (i=0, 1) 00EE16, 012E16 Indeterminate Function Setting range R W Data that is output from the transmit data process unit Group i SI/O communication control register (i=0,1) b7 b0 Symbol GiCR (i=0,1) Bit symbol Address 00EF16, 012F16 Bit name When reset 0000 X0002 Function Transmit buffer empty flag 0 : Data present in transmit buffer register 1 : No data present in transmit buffer register TXEPT Transmit register empty flag 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) RI Receive complete flag 0 : No data present in receive buffer register 1 : Data present in receive buffer register TI R W Nothing is assigned. When write, set to "0". When read, the contents is indeterminate. TE Transmit enable bit 0 : Transmission disabled 1 : Transmission enabled RE Receive enable bit 0 : Reception disabled 1 : Reception enabled IPOL RxD input polarity reverse select bit 0 : No reverse (Usually set to "0") 1 : Reverse (Note) OPOL TxD output polarity 0 : No reverse (Usually set to "0") (Note) 1 : Reverse reverse select bit Note :This bit is set to "1" in UART mode. Figure 1. 23. 26. Group 0 and 1 related register (1) 265 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) Group i SI/O receive buffer register (i=0,1) b15 b14 b13 b12 b11 b10 b9 b8 (b7)(b6)(b5)(b4)(b3)(b2)(b1)(b0) b7 b0 Symbol GiBF(i=0,1) Bit symbol Address 00E916,00E816, 012916,012816 When reset Indeterminate Bit name Function Receive buffer R W Receive data Nothing is assigned. When read, their value are indeterminate. OER FER PER Overrun error flag 0 : No overrun error (Note) 1 : Overrun error found Framing error flag 0 : No Framing error (Note) 1 : Framing error found Parity error flag (Note) 0 : No parity error 1 : Parity error found Nothing is assigned. When read, its value is indeterminate. Note: Only effective for receive data. Group i SI/O communication mode register (i=0,1) b7 b0 Symbol Address 00ED16, 012D16 GiMR (i=0,1) Bit symbol When reset 0016 Bit name Function R W b1 b0 GMD0 Communication mode select bit GMD1 0 0 1 1 0 1 0 1 : UART mode : Serial I/O mode : Special communication mode : HDLC data process mode CKDIR Internal/external clock select bit 0 : Internal clock 1 : External clock STPS Stop bit length (Note 1) select bit 0 : 1 stop bit 1 : 2 stop bits PRY Odd/even parity select bit (Note 1) 0 : Odd parity 1 : Even parity PRYE Parity enable select bit (Note 1) 0 : Parity disabled 1 : Parity enabled UFORM Transfer direction select bit 0 : LSB first 1 : MSB first IRS Transmit interrupt cause select bit 0 : Transmit buffer is empty 1 : Transmit is completed (Note 2) (Note 3) Note 1: Can be used only in the UART mode. Note 2: Select a pin for clock output by setting the waveform generation control register, input function select register, and function select registers A, B and C. Data transmission pins are the same as clock output pins. Note 3: Select which pins will input the clock with the input function select register and set those pins to the input port using function select register A. Data input pins are the same as with clock input pins. Figure 1. 23. 27. Group 0 and 1 related register (2) 266 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) Group i SI/O expansion mode register (i=0,1) (Note 1) b7 b0 Symbol GiEMR (i=0,1) Bit symbol Address 00FC16, 013C16 When reset 0016 Bit name Function Synchronous mode select bit 0 : Normal mode 1 : Resynchronous mode CRCV CRC initial value select bit 0 : "000016" is set 1 : "FFFF16" is set ACRC CRC initialization select bit 0 : Not initialize 1 : Initialize BSINT Bit stuffing error interrupt select bit 0 : Not use 1 : Use RXSL Reception source select bit 0 : RxD pin 1 : Receive input register TXSL Transmission source select bit 0 : TxD pin 1 : Transmit output register SMODE R W (Note 2) b7 b6 CRC0 CRC polynomial select bit CRC1 0 0 1 1 0 1 0 1 : X8+X4+X+1 : Must not be set : X16+X15+X2+1 : X16+X12+X5+1 Note 1: Other than when in the special communication mode or HDLC data process mode, either use the reset state as is or write "0016". Note 2: Initialized when the data compare register matches. Group i SI/O expansion transmit control register (i=0,1) (Note) b7 b0 Symbol GiETC (i=0,1) Bit symbol Address 00FF16, 013F16 When reset 00000XXX2 Bit name Function R W Nothing is assigned. When write, set "0". When read, their contents are indeterminate. SOF SOF transmit request bit 0 : No SOF transmit request 1 : SOF transmit request TCRCE Transmit CRC enable bit 0 : Not use 1 : Use ABTE Arbitration enable bit 0 : Not use 1 : Use TBSF0 Transmit bit stuffing "1" insert select bit 0 : "1" is not inserted 1 : "1" is inserted TBSF1 Transmit bit stuffing "0" insert select bit 0 : "0" is not inserted 1 : "0" is inserted Note : Other than when in the special communication mode or HDLC data processing mode, either use the reset state as is or write "0016". Figure 1. 23. 28. Group 0 and 1 related register (3) 267 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) Group i SI/O expansion receive control register (i=0,1) (Note 1) b7 b0 Symbol Address 00FD16, 013D16 GiERC (i=0,1) Bit symbol CMP0E CMP1E CMP2E CMP3E RCRCE RSHTE RBSF0 RBSF1 When reset 0016 Bit name Function Data compare function 0 select bit Data compare function 1 select bit Data compare function 2 select bit Data compare function 3 select bit 0 : Does not compare the received data with data compare register 0 1 : Compare the received data with data compare register 0 0 : Does not compare the received data with data compare register 1 1 : Compare the received data with data compare register 1 0 : Does not compare the received data with data compare register 2 1 : Compare the received data with data compare register 2 0 : Does not compare the received data with (Note 2) data compare register 3 1 : Compare the received data with data compare register 3 Receive CRC enable bit 0 : Not enable 1 : Enable Receive shift operation enable bit Receive bit stuffing "1" delete select bit Receive bit stuffing "1" delete select bit 0 : Receive shift operation disabled 1 : Receive shift operation enabled R W 0 : "1" is not deleted 1 : "1" is deleted 0 : "0" is not deleted 1 : "0" is deleted Note 1: Other than when in the special communication mode or HDLC data processing mode, either use the reset state as is or write "0016". Note 2: To use the CRC initialization function (when bit 2 of SI/O expansion mode register is set to "1"), set bit 3 to "1". Group i special communication interrupt detect register (i=0,1) (Note) b7 b0 Symbol GiIRF (i=0,1) Bit symbol Address 00FE16, 013E16 Bit name When reset 0000 00XX2 Function Nothing is assigned. When write, set "0". When read, their contents are indeterminate. BSERR ABT IRF0 IRF1 IRF2 IRF3 Bit stuffing error 0 : Not detected 1 : Detected detecting flag Arbitration lost detecting flag Interrupt cause determination flag 0 Interrupt cause determination flag 1 Interrupt cause determination flag 2 Interrupt cause determination flag 3 0 : Not detected 1 : Detected 0 : Received data does not match data compare register 0 1 : Received data matches data compare register 0 0 : Received data does not match data compare register 1 1 : Received data matches data compare register 1 0 : Received data does not match data compare register 2 1 : Received data matches data compare register 2 0 : Received data does not match data compare register 3 1 : Received data matches data compare register 3 Note : Other than when in the special communication mode or HDLC data processing mode, either use the reset state as is or write "0016". Figure 1. 23. 29. Group 0 and 1 related register (4) 268 R W nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) Group i transmit buffer/receive data register (i=0,1) b7 b0 Symbol Address When reset GiDR (i=0,1) 00EA16, 012A16 Indeterminate Function Setting range R W Transmit data for data compare is stored Receive data for data compare is stored Group i data compare register j (i=0,1/j=0 to 3) b7 b0 Symbol GiCMPj (i=0/j=o to 3) GiCMPj (i=1/j=o to 3) Address 00F016, 00F116, 00F216, 00F316 013016, 013116, 013216, 013316 Function When reset Indeterminate Indeterminate Setting range Compare data R W 0016 to FF16 Note : When using the data compare registers 0 and 1, the data mask registers 0 and 1 must be set. Group i data mask register j (i=0,1/j=0,1) b7 b0 Symbol GiMSKj (i=0/j=0, 1) GiMSKj (i=1/j=0, 1) Address 00F416, 00F516 When reset Indeterminate 013416, 013516 Indeterminate Function Setting range Mask data for receive data (masked by "1") 0016 to FF16 R W Group i transmit CRC code register (i=0,1) b15 (b7) b8 (b0) b7 b0 Symbol Address 00FB16,00FA16, 013B16, 013A16 GiTCRC (i=0, 1) Function When reset 000016 Setting range R W Transmit CRC calculation results (Note) Note : Computed results are initialized when the transmit CRC enable bit (bit 4 of group i expanded transmit control register) is set to "0". Group i receive CRC code register (i=0,1) b15 (b7) b8 (b0) b7 b0 Symbol Address When reset GiRCRC (i=0, 1) 00F916,00F816, 013916, 013816 000016 Function Setting range R W Receive CRC calculation results Note 1: Computed results are initialized when the receive CRC enable bit (bit 4 of group i expanded reseive control register) is set to "0", or when the CRC initialization bit (bit 2 of group i SI/O expansion mode register) is set to "1" and values match the data comparison register. Note 2: Initialize to selected value when starting to receive. Figure 1. 23. 30. Group 0 and 1 related register (5) 269 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) * Clock synchronous serial I/O mode (group 0 and 1) Table 1.23.12 gives specifications for the clock synchronous serial I/O mode. Table 1.23.12. Specifications of clock synchronous serial I/O mode (group 0 and 1) Item Specification Transfer data format * Transfer data length: Transfer clock * When internal clock is selected _ Transfer speed is determined when the base timer is reset by the ch0 WG function 8 bits fixed Transfer rate (bps) = base timer count source (frequency) / (k+2) / 2 k : values set to WG register 0 _ Transfer clock is generated when the transfer clock in the phase delayed waveform output mode Transmit clock : ch3 WG function Receive clock : ch2 WG function Sets the same value in the WG registers on ch2 and ch3 * When external clock is selected _ Transfer rate (bps) = Clock input to ISCLK pin Transmission start condition To start transmission, the following requirements must be met: * Transmit enable bit = "1" * Write data to transmit buffer Reception start condition To start reception, the following requirements must be met: * Receive enable bit = "1" Interrupt request generation timing * When transmitting _ _ When transmit buffer is empty, transmit interrupt cause select bit = "0" When transmission is completed, transmit interrupt cause select bit = "1" * When receiving When data is transferred to SI/O receive buffer register Error detection * Overrun error This error occurs when the next data is ready before the contents of SI/O receive buffer register are read out Select function * LSB first/MSB first selection When transmission/reception begins with bit 0 or bit 7, it can be selected * Transmit/receive data polarity switching This function is reversing ISTxD pin output and ISRxD pin input. (All I/O data level is reversed.) Note: Set the transmission clock to at least 6 divisions of the base timer clock. Table 1.23.13 lists I/O pin functions for the clock synchronous serial I/O mode of groups 0 and 1. From when the operating mode is selected until transmission starts, the ISTxDi pin is "H" level. Figure 1.23.31 shows typical transmit/receive timings in clock synchronous serial I/O mode in group 0 and 1. 270 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) Table 1.23.13. I/O pin functions in clock synchronous serial I/O mode of group 0, group 1 Pin name Function Selected method ISTxD Serial data output (P76, P150, P73, P110) * Use the ch0 WG function * Sets "111" for the operating mode select bit (bits 2, 1 and 0) in WG control register 0 * Selects ISTxD output for the port using function select registers A, B and C ISRxD Serial data input (P80, P152, P75, P112) * Selects a using port with input function select register * Selects I/O with function select register A * Sets a selected port to input using the port direction register ISCLK Transfer clock output (P77, P151, P74, P111) * Use the ch1 WG function * Sets "111" for the operating mode select bit (bits 2, 1 and 0) in WG control register 1 * Sets "0" for the internal/external clock select bit (bit 2) of the SI/O communication mode register * Selects ISCLK output for the port using function select registers Transfer clock input A, B and C * Selects a using port with input function select register * Sets "1" for the internal/external clock select bit (bit 2) of the SI/O communication mode register * Sets a selected port to input using the port direction register * Selects I/O port with function select register A Write to transmit buffer T Base timer resets using ch0 WG function Base timer t Receive clock using ch2 WG function Transmit clock using ch3 WG function Receive data bit 0 (Input to INPCi2/ISRxDi pin (i=0,1)) Transmit data bit 0 bit 1 bit 1 bit 6 bit 2 bit 6 bit 7 bit 7 T: Transfer rate/2 t : Values set to ch2 WG register Values set to ch3 WG register Figure 1.23.31. Typical transmit/receive timings in clock synchronous serial I/O mode in group 0 and 1 271 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) (2) Clock asynchronous serial I/O mode (UART) (group 0 and 1) Table 1.23.14 lists the specifications for the UART mode. Table 1.23.14. Specifications of UART mode Item Specification Transfer data format * Character bit (transfer data) * Start bit : 8 bits : 1 bit * Parity bit : Odd, even, or nothing selected * Stop bit : 1 bit or 2 bits selected Transfer clock * When internal clock is selected (Generates the transmit/receive clock in the phase delayed waveform output mode) Transfer speed is determined when the base timer is reset by the ch0 WG function _ Transfer rate (bps) = base timer count source (frequency) / (k+2) / 2 k : values set to WG register 0 _ Transfer clock is generated when the transfer clock in the phase delayed waveform output mode Transmit clock : ch3 WG function Receive clock : Change ch2 TM function to WG function Detects falling edge of start bit Changes to the WG mode when the time measurement interrupt arrives * When external clock is selected _ Transfer rate (bps) = Clock input to ISCLK pin Transmission start condition To start transmission, the following requirements must be met: * Transmit enable bit = "1" * Write data to transmit buffer Reception start condition To start reception, the following requirements must be met: Interrupt request generation timing * When transmitting _ When transmit buffer is empty, transmit interrupt cause select bit = "0" * Receive enable bit = "1" _ When transmission is completed, transmit interrupt cause select bit = "1" * When receiving _ Error detection When data is transferred to SI/O receive buffer register * Overrun error : This error occurs when the next data is ready before contents * Framing error of SI/O receive buffer register are read out : This error occurs when the number of stop bits set is not detected * Parity error : This error occurs when if parity is enabled, the number of 1's in * Stop bit length * Parity : Stop bit length can be selected as 1 bit or 2 bits : Parity can be turned on/off parity and character bits does not match the number of 1's set Select function : When parity is on, odd/even parity can be selected * LSB first/MSB first selection : Whether transmit/receive begins with bit 0 or bit 7 can be selected * Transmit/receive data polarity switching : This function is reversing ISTxD port output and ISRxD port input. (All I/O data level are reversed.) * Data transfer bit length 272 : Transmission data length can be set between 1 to 8 bits nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) Write to transmit buffer Base timer resets using ch0 WG function k+2 Base timer t Transmit clock using ch3 WG function Start Bit Transmit data bit 0 bit 7 Parity Stop Bit (1 bit) t : Values set to ch3 WG register Figure 1.23.32. Typical transmit timings in UART mode Base timer resets using ch0 WG function t : Values set to ch2 WG register k+2 Base timer t Receive data (Input to INPCi2/ISRxDi pin (i=0,1)) Start Bit bit 0 bit 7 Parity Stop Bit (1 bit) Receive clock using ch2 WG function Interrupt request signal Reception completed interrupt request Figure 1.23.33. Typical receive timing in UART mode TxD, RxD I/O polarity reverse function This function is to reverse TxD pin output and RxD pin input. The level of any data to be input or output (including the start bit, stop bit(s), and parity bit) are reversed. TxD output polarity reverse select bit is set to "0" (not to reverse) for usual use. 273 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) (2) Clock synchronous serial I/O mode (group 2) Intelligent I/O groups 2 has communication block that have two internal 8-bit shift registers. When used in conjunction with the communication block and WG function, these shift registers enable variable clock synchronous and IE Bus (Note) communications. Table 1.23.16 lists using registers in group 2, figure 1.23.34 to 1.23.37 shows the related registers. Note : IE Bus is a trademark of NEC corporation. Table 1.23.16. Using registers in group 2 Clock synchronous serial I/O IE Bus Base timer control register 0 Base timer control register 1 Waveform generate control register 0 Waveform generate control register 1 - Waveform generate control register 2 Waveform generate control register 3 - Waveform generate control register 4 - (Note 1) Waveform generate control register 5 - Waveform generate control register 6 - Waveform generate control register 7 - Waveform generate register 0 Waveform generate register 1 - Waveform generate register 2 Waveform generate register 3 - Waveform generate register 4 - Waveform generate register 5 - Waveform generate register 6 - Waveform generate register 7 - Function enable register SI/O communication mode register SI/O communication control register IE Bus control register - IE Bus address register - IE Bus transmit interrupt cause detect register - IE Bus receive interrupt cause detect register - SI/O receive buffer register SI/O transmit buffer register : Use - : Not use Note 1: When receiving slave, set corresponding value with 32.5 s. Don't set 170 s. 274 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) Group 2 SI/O transmit buffer register b15 b14 b13 b12 b11 b10 b9 b8 (b7)(b6)(b5)(b4)(b3)(b2)(b1)(b0) b7 b0 Symbol G2TB Bit symbol Address 016D16, 016C16 When reset Indeterminate Bit name Transmit buffer Function R W Transmit data b10 b9 b8 SZ0 SZ1 Transfer bit length select bit SZ2 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 : 8-bit long : 1-bit long : 2-bit long : 3-bit long : 4-bit long : 5-bit long : 6-bit long : 7-bit long Nothing is assigned. When write, set "0". When read, their contents are indeterminate. 0 : No function 1 : Adds an ACK bit after the final transmission bit 0 : Adds the parity bit after the transmitted data Parity operation 1 : Repeats the parity check with the next continuing bit (Note) transmission 0 : No parity Parity function 1 : Parity (Only even parity) select bit ACK function select bit A PC P Note: When this bit is set to "1", set the parity function select bit to "0". Group 2 SI/O receive buffer register b15 b14 b13 b12 b11 b10 b9 b8 (b7)(b6)(b5)(b4)(b3)(b2)(b1)(b0) b7 b0 Symbol G2RB Bit symbol Address 016F16, 016E16 When reset Indeterminate Bit name Receive buffer Function R W Receive data Nothing is assigned. When write, set "0". When read, their contents are indeterminate. OER Overrun error flag 0 : No overrun error (Note) 1 : Overrun error found Nothing is assigned. When write, set "0". When read, their contents are indeterminate. Note : This bit is automatically set to "0" when communication unit reset is selected for the communication mode select bit and the reception enable bit is set to "0". Figure 1. 23. 34. Group 2 Intelligent I/O-related register (1) 275 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) Group 2 IE Bus control register b7 b0 Symbol Address 017216 IECR Bit symbol IEB IETS IEBBS When reset 00XXX0002 Bit name Function R W IE Bus enable bit 0 : IE Bus disabled 1 : IE Bus enabled IE Bus transmit start request bit 0 : Transmit completed 1 : Transmit start IE Bus busy flag 0 : Idle state 1 : Busy state (start condition detected) (Note) Nothing is assigned. When write, set "0". When read, their contents are indeterminate. DF Digital filter select bit 0 : No digital filter 1 : Digital filter IEM IE Bus mode select bit 0 : Mode 1 1 : Mode 2 Note :When this bit is set to "0", hold "0" for at least 1 cycle of base timer . Group 2 IE Bus address register b15 b14 b13 b12 b11 b10 b9 b8 (b7)(b6)(b5)(b4)(b3)(b2)(b1)(b0) b7 b0 Symbol IEAR Address 017116, 017016 Function Address data Address data Nothing is assigned. When write, set "0". When read, their contents are indeterminate. Figure 1. 23. 35. Group 2 Intelligent I/O-related register (2) 276 When reset Indeterminate R W nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) Group 2 IE Bus transmit interrupt cause determination register b7 b0 Symbol Address 017316 IETIF Bit symbol When reset XXX000002 Bit name Function R W IETNF Normal termination flag 0 : Terminated in error 1 : Terminated normally (Note) IEACK ACK error flag 0 : No error 1 : Error found (Note) IETMB Max. transfer byte error flag 0 : No error 1 : Error found (Note) Timing error flag 0 : No error 1 : Error found (Note) Arbitration lost flag 0 : No error 1 : Error found (Note) IETT IEABL Nothing is assigned. When write, set "0". When read, their contents are indeterminate. Note : Only "0" can be written for this bit. Also, it is cleared to "0" when "0" is written for bit 0 of the IE Bus control register. At this time, hold "0" for at least 1 cycle of base timer clock. Group 2 IE Bus receive interrupt cause determination register b7 b0 Symbol IERIF Bit symbol Address 017416 When reset XXX000002 Bit name Function R W IERNF Normal termination flag 0 : Terminated in error 1 : Terminated normally (Note) IEPAR Parity error flag 0 : No error 1 : Error found (Note) IERMB Max. transfer byte error flag 0 : No error 1 : Error found (Note) Timing error flag 0 : No error 1 : Error found (Note) Other cause receive completed flag 0 : No error 1 : Error found (Note) IERT IERETC Nothing is assigned. When write, set "0". When read, their contents are indeterminate. Note : Only "0" can be written for this bit. Also, it is cleared to "0" when "0" is written for bit 0 of the IE Bus control register. At this time, hold "0" for at least 1 cycle of base timer clock. Figure 1. 23. 36. Group 2 Intelligent I/O-related register (3) 277 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) Group 2 SI/O communication mode register b7 b0 Symbol G2MR Bit symbol Address 016A16 When reset 00XXX0002 Bit name Function R W b1 b0 GMD0 Communication mode select bit GMD1 Internal/external clock select bit CKDIR 0 0 : Communication part is reset (Overrun error flag is cleared) 0 1 : Serial I/O mode 1 0 : Special communication mode 1 1 : HDLC data process mode 0 : Internal clock 1 : External clock (Note 2) (Note 3) Nothing is assigned. When write, set "0". When read, their contents are indeterminate. UFORM Transfer direction select bit 0 : LSB first 1 : MSB first IRS Transmit interrupt cause select bit 0 : Transmit buffer is empty 1 : Transmit is completed Note 1: Intelligent I/O group 2 has IE bus communication function as special communication function. Note 2: Select a pin for clock output by setting the waveform generation control register, input function select register, and function select registers A, B and C. Data transmission pins are the same as clock output pins. Note 3: Select which pins will input the clock with the input function select register and set those pins to the input port using function select register A. Data input pins are the same as with clock input pins. Group 2 SI/O communication control register b7 b0 Symbol G2CR Address 016B16 When reset 0000 X0002 Bit symbol Bit name TE Transmit enable bit 0 : Transmission disabled 1 : Transmission enabled Transmit register empty flag 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) Transmit buffer empty flag 0 : Data present in transmit buffer register 1 : No data present in transmit buffer register TXEPT TI Function Nothing is assigned. When write, set to "0". When read, the contents is indeterminate. RE Receive enable bit 0 : Reception disabled 1 : Reception enabled RI Receive complete flag 0 : No data present in receive buffer register 1 : Data present in receive buffer register OPOL TxD output polarity reverse select bit 0 : No reverse (Usually set to "0") 1 : Reverse IPOL RxD input polarity reverse select bit 0 : No reverse (Usually set to "0") 1 : Reverse Figure 1. 23. 37. Group 2 Intelligent I/O-related register (4) 278 R W nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) * Clock synchronous serial I/O mode (group 2) Table 1.23.17 gives specifications for the group 2 clock synchronous serial I/O mode. Table 1.23.17. Specifications of clock synchronous serial I/O mode Item Specification Transfer data format * Transfer data length: Transfer clock * When internal clock is selected, the transfer clock in the single waveform output mode is generated. _ _ Variable length (group2) Transfer speed is determined when the base timer is reset by the ch0 WG function Transfer rate (bps) = base timer count source (frequency) / (k+2) k : values set to WG register 0 Transfer clock is generated by ch2 single phase WG function Ch3 WG register = (k+2)/2 (Note 1) * When external clock is selected _ Transfer rate (bps) = Clock input to ISCLK pin (Note 2) Transmission start condition * To start transmission, the following requirements must be met: _ Transmit enable bit = "1" _ Reception start condition Interrupt request generation timing Write data to SI/O transmit buffer register * To start reception, the following requirements must be met: _ Receive enable bit = "1" _ Transmit enable bit = "1" _ Write data to SI/O transmit buffer register * When transmitting _ When SI/O communication buffer register is empty, transmit interrupt cause select bit = "0" _ When transmission is completed, transmit interrupt cause select bit = "1" * When receiving _ Error detection When data is transferred to SI/O receive buffer register * Overrun error This error occurs when the next data is ready before the contents of SI/O receive buffer register are read out Select function * LSB first/MSB first selection When transmission/reception begins with bit 0 or bit 7, it can be selected. * Transmit/receive data polarity switching _ This function is reversing ISTxD pin output and ISRxD pin input. (All I/O data level is reversed.) * Data transfer bit length _ Transmission data length can be set between 1 to 8 bits Note 1: When the transfer clock and transfer data are transmission, transfer clock is set to at least 6 divisions of the base timer clock. Except this, transfer clock is set to at least 20 divisions of the base timer clock. Note 2: Transfer clock is set to at least 20 divisions of the base timer clock. 279 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Intelligent I/O (Serial I/O) Base timer resets using ch0 WG function k+2 Base timer t Writes data to the transmit register (8 bits) Writes data to the transmit register (4 bits) Transmit/Receive clock using ch2 WG function First writing to the transmit buffer bit 0 bit 7 bit 6 bit 2 bit 1 Second writing to the transmit buffer Receive data bit 8 bit 0 bit 1 bit 2 bit 5 bit 6 bit 7 bit 10 bit 9 bit 8 Transfer to the receive register bit 9 bit 11 bit 10 bit 11 Transfer to the receive register t : Values set to ch2 WG register Values set to ch3 WG register Figure 1. 23. 38. Typical transmit/receive timings in clock synchronous serial I/O mode in group 2 280 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter A-D Converter The A-D converter consists of two 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P100 to P107, P150 to P157, P00 to P07, P20 to P27, P95, and P96 are shared as the analog signal input pins. Pins P150 to P157, P00 to P07 and P20 to P27 can be used as the analog signal input pins and switched by analog input port select bit. However, P00 to P07 and P20 to P27 can be used in single chip mode. Set input to direction register corresponding to a pin doing A-D conversion. The result of A-D conversion is stored in the A-D registers of the selected pins. Table 1.24.1 shows the performance of the A-D converter. Figure 1.24.1 shows the block diagram of the A-D converter, and Figures 1.24.2 to 1.24.7 show the A-D converter-related registers. This section is described to 144-pin version as example. In 100-pin version, AN10 to AN17 cannot be selected because there is no P15. 281 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter AN20 000 AN21 001 ADiCON2 : TRG1, TRG0 AN22 010 ADTRG AN23 011 TB2INT EX TRGi IIOG2 ch1 INT (i=0) or IIOG3 ch1 INT (i=1) AN24 100 ADiCON0 : TRG AN25 101 AN26 110 AN27 111 AN00 000 AN01 001 AN02 010 AD0CON1 : OPA0, OPA1 AN03 011 AN04 100 P96 ANEX1 AN0 01 11 11 010 AN3 011 AN4 001 00 01 010 1 0 1 AN153 AN154 P15 AN155 101 AN156 110 AD0CON0 : CH2, CH1, CH0 111 AD1CON0 : CH2, CH1, CH0 Comparator 0 AN157 111 Comparator 1 Address A-D1 register 0 (01C116, 01C016) (038316, 038216) A-D0 register 1 A-D1 register 1 (01C316, 01C216) (038516, 038416) A-D0 register 2 A-D1 register 2 (01C516, 01C416) (038716, 038616) A-D0 register 3 A-D1 register 3 (01C716, 01C616) (038916, 038816) A-D0 register 4 A-D1 register 4 (01C916, 01C816) (038B16, 038A16) A-D0 register 5 A-D1 register 5 (01CB16, 01CA16) (038D16, 038C16) A-D0 register 6 A-D1 register 6 (01CD16, 01CC16) (038F16, 038E16) A-D0 register 7 A-D1 register 7 (01CF16, 01CE16) Successive conversion register Successive conversion register Resister ladder Resister ladder Decoder A-D0 register 0 Decoder Address (038116, 038016) AD0 control register 0 (address 039616) AD0 control register 1 (address 039716) 1 1/2 1 1 0 1 fAD AD1 control register 0 (address 01D616) AD1 control register 1 (address 01D716) 1/3 1 1/3 0 OAD0 0 1/2 1 fAD 1/2 1/2 0 AD0CON0 : CSK0 AD0CON1 : CSK1 Figure 1.24.1. Block diagram of A-D converter 282 AN152 100 AD0CON2 : ADS 110 AN7 AN151 011 0 101 AN6 10 00 100 AN5 AN150 000 AD1CON2 : APS1, APS0 001 AN2 AN07 111 000 AN1 P10 AN06 110 1X P0 AN05 101 X1 P95 ANEX0 P2 0 AD1CON0 : CSK0 AD1CON1 : CSK1 OAD1 0 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter Table 1.24.1. Performance of A-D converter Item Performance Method of A-D conversion Successive approximation (capacitive coupling amplifier) Analog input voltage (Note 1) 0V to AVCC (VCC) Operating clock OAD (Note 2) fAD, fAD/2, fAD/3 , fAD/4 Resolution 8-bit or 10-bit (selectable) Operating modes One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, fAD=f(XIN) and repeat sweep mode 1 Analog input pins 34 pins AN, AN0, AN2, AN15(Note 3) each 8 pins Extended input 2 pins (ANEX0(Note 4) and ANEX1(Note 5)) A-D conversion start condition * Software trigger A-D conversion starts when the A-D conversion start flag changes to "1" * External trigger (can be retriggered) A-D conversion starts by outbreak of the following factors chosen among in three (Note 6) * ADTRG/P97 input changes from "H" to "L" * Timer B2 interrupt occurrences frequency counter overflow * Interrupt of Intelligent I/O group 2 or 3 channel 1 Conversion speed per pin * Without sample and hold function 8-bit resolution: 49 OAD cycles 10-bit resolution: 59 OAD cycles * With sample and hold function 8-bit resolution: 28 OAD cycles 10-bit resolution: 33 OAD cycles Note 1: Does not depend on use of sample and hold function. Note 2: When f(XIN) is over 10 MHz, the fAD frequency must be under 10 MHz by dividing. Without sample and hold function, set the fAD frequency to 250kHz or more. With the sample and hold function, set the fAD frequency to 1MHz or more. Note 3: When port P15 is used as analog input port, port P15 input peripheral function select bit (bit 2 of address 017816) must set to be "1". Note 4: When port P95 is used as analog input port, port P95 output peripheral function select bit (bit 5 of address 03B716) must set to be "1". Note 5: When port P96 is used as analog input port, port P96 output peripheral function select bit (bit 6 of address 03B716) must set to be "1". Note 6: Set the port direction register to input. 283 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter A-D0 control register 0 b7 b6 b5 b4 b3 b2 b1 b0 (Note 1) Symbol Address AD0CON0 039616 Bit symbol When reset 0016 Bit name Function R W b2 b1 b0 CH0 CH1 Analog input pin select bit CH2 0 0 0 : AN0 0 0 1 : AN1 0 1 0 : AN2 0 1 1 : AN3 1 0 0 : AN4 1 0 1 : AN5 1 1 0 : AN6 1 1 1 : AN7 (Note 2, 3) b4 b3 A-D operation mode select bit 0 0 0 : One-shot mode 0 1 : Repeat mode 1 0 : Single sweep mode 1 1 : Repeat sweep mode 0 Repeat sweep mode 1 TRG Trigger select bit 0 : Software trigger 1 : External trigger (Note 4) ADST A-D conversion start flag 0 : A-D conversion disabled 1 : A-D conversion started (Note 5) CKS0 Frequency select bit (Note 6) 0 : fAD/3 or fAD/4 is selected 1 : fAD/1 or fAD/2 is selected MD0 MD1 (Note 2) Note 1: If the A-D0 control register 0 is rewritten during A-D conversion, the conversion result is indeterminate. Note 2: When changing A-D operation mode, set analog input pin again. Note 3: This bit is disabled in single sweep mode, repeat sweep mode 0 and repeat sweep mode 1. Note 4: External trigger request cause can be selected in external trigger request cause select bit (bit5 and bit 6 of address 039416). Note 5: When External trigger is selected, set to "1" after selecting the external trigger request cause using the external trigger request cause select bit. Note 6: When f(XIN) is over 10 MHz, the AD frequency must be under 10 MHz by dividing. Figure 1.24.2. A-D converter-related registers (1) 284 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter A-D0 control register 1 b7 b6 b5 b4 b3 b2 b1 b0 (Note 1) Symbol AD0CON1 Bit symbol Address 039716 When reset 0016 Bit name Function R W b0 b1 SCAN0 A-D sweep pin select bit 0 0 : ANj0, ANj1 (ANj0) 0 1 : ANj0 to ANj3 (ANj0, ANj1) (Note 2, 3) 1 0 : ANj0 to ANj5 (ANj0 to ANj2) 1 1 : ANj0 to ANj7 (ANj0 to ANj3) MD2 A-D operation mode select bit 1 0 : Any mode other than repeat sweep mode 1 1 : Repeat sweep mode 1 BITS 8/10-bit mode select bit 0 : 8-bit mode 1 : 10-bit mode CKS1 Frequency select 0 : fAD/2 or fAD/4 is selected bit (Note 3) 1 : fAD/1 or fAD/3 is selected VCUT VREF connect bit OPA0 External op-amp connection mode bit (Note 4) SCAN1 0 : VREF not connectec 1 : VREF connectec b6 b7 OPA1 0 0 : ANEX0 and ANEX1 are not used (Note 5) (Note 6) 0 1 : ANEX0 input is A-D converted (Note 7) 1 0 : ANEX1 input is A-D converted 1 1 : External op-amp connection mode (Note 8) Note 1: If the A-D0 control register 1 is rewritten during A-D conversion, the conversion result is indeterminate. Note 2: This bit is invalid in One-shot mode and Repeat mode. Channel shown in the parentheses, becomes valid when repeat sweep mode 1(bit2="1") is selected. Note 3: When f(XIN) is over 10 MHz, the AD frequency must be under 10 MHz by dividing. Note 4: In single sweep mode and repeat sweep mode 0, 1, bit 7 and bit 6 cannot be set "01" and "10". Note 5: When this bit is set, set "00" to bit6 and bit5 of function select register B3. Note 6: When this bit is set, set "1" to bit5 of function select register B3. Note 7: When this bit is set, set "1" to bit6 of function select register B3. Note 8: When this bit is set, set "11" to bit6 and bit5 of function select register B3. Figure 1.24.3. A-D converter-related registers (2) 285 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter A-D0 control register 2 b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 (Note 1) Symbol Address AD0CON2 039416 Bit Symbol SMP ADS When reset X000 00002 Bit name Function A-D conversion method select bit 0 : Without sample and hold 1 : With sample and hold Reserved bit Must always set to "0" R W A-D Channel replace 0 : Channel replace is invalid select bit (Note 2) 1 : Channel replace is valid b6 b5 TRG0 TRG1 PST External trigger request cause select bit 0 0 : ADTRG is selected 0 1 : Timer B2 interrupt occurrence frequency counter overflow is selected (Note 3) 1 0 : Group 2 channel 1 interrupt is selected 1 1 : Must not be set Simultaneous start bit 0 : Invalid (Note 4) (Note 5) (Note 6) 1 : 2 circuit A-D simultaneous start Note 1: If the A-D0 control register 2 is rewritten during A-D conversion, the conversion result is indeterminate Note 2: When the A-D circuit of either of A-D0 and A-D1 are operated, do not write "1" to this bit. Note 3: This bit is valid when software trigger is selected. Note 4: When this bit read, the value is indeterminate. Note 5: This is valid in three-phase PWM mode. Note 6: Turn every setting of A-D0 and A-D1 into same, and start at the same time in sweep mode. A-D0 register j (j=0 to 7) b15 (b7) b8 (b0)b7 b0 Symbol AD0j(j=0 to 2) AD0j(j=3 to 5) AD0j(j=6,7) Address 038116,038016, 038316,038216, 038516,038416 038716,038616, 038916,038816, 038B16,038A16 038D16,038C16, 038F16,038E16 Function Eight low-order bits of A-D conversion result During 10-bit mode : Two high-order bits of A-D conversion result During 8-bit mode : When read, their contents are indeterminate Nothing is assigned. When write, set "0". When read, their contents are indeterminate. Figure 1.24.4. A-D converter-related registers (3) 286 When reset indeterminate indeterminate indeterminate R W n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter A-D1 control register 0 b7 b6 b5 b4 b3 b2 b1 b0 (Note 1) Symbol AD1CON0 Bit symbol Address 01D616 When reset 0016 Bit name Function R W b2 b1 b0 CH0 CH1 Analog input pin select bit CH2 0 0 0 : ANj0 0 0 1 : ANj1 0 1 0 : ANj2 0 1 1 : ANj3 1 0 0 : ANj4 1 0 1 : ANj5 1 1 0 : ANj6 1 1 1 : ANj7 (Note 2, 3, 4) (j=0, 2, 15) b4 b3 A-D operation mode select bit 0 0 0 : One-shot mode 0 1 : Repeat mode 1 0 : Single sweep mode 1 1 : Repeat sweep mode 0 Repeat sweep mode 1 TRG Trigger select bit 0 : Software trigger 1 : External trigger ADST A-D conversion start flag 0 : A-D conversion disabled 1 : A-D conversion started Frequency select bit (Note 8) 0 : fAD/3 or fAD/4 is selected 1 : fAD/1 or fAD/2 is selected MD0 MD1 CKS0 (Note 2) (Note 5, 6) (Note 7) Note 1: If the A-D1 control register 0 is rewritten during A-D conversion, the conversion result is indeterminate. Note 2: When changing A-D operation mode, set analog input pin again. Note 3: This bit is disabled in single sweep mode, repeat sweep mode 0 and repeat sweep mode 1. Note 4: j=0, 2, 15 is selected by analog input port select bits (bit1 and bit 2 of address 01D416). Note 5: External trigger request cause can be selected in external trigger request cause select bit (bit5 and bit 6 of address 01D416). Note 6: After selecting external trigger request cause, set to "1". Note 7: When External trigger is selected, set to "1" after selecting the external trigger. Note 8: When f(XIN) is over 10 MHz, the AD frequency must be under 10 MHz by dividing. Figure 1.24.5. A-D converter-related registers (4) 287 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter A-D1 control register 1 b7 b6 b5 b4 b3 b2 b1 b0 (Note 1) Symbol Address AD1CON1 01D716 Bit symbol When reset XX0000002 Bit name Function R W b1 b0 SCAN0 A-D sweep pin select bit 0 0 : ANj0,ANj1 (ANj0) 0 1 : ANj0 to ANj3 (ANj0,ANj1) (Note 2, 3) 1 0 : ANj0 to ANj5 (ANj0 to ANj2) 1 1 : ANj0 to ANj7 (ANj0 to ANj3) (j=0, 2, 15) MD2 A-D operation mode select bit 1 0 : Any mode except repeat sweep mode 1 1 : Repeat sweep mode 1 BITS 8/10-bit mode select bit 0 : 8-bit mode 1 : 10-bit mode CKS1 Frequency select 0 : fAD/2 or fAD/4 is selected bit (Note 4) 1 : fAD/1 or fAD/3 is selected VCUT VREF connect bit SCAN1 0 : VREF not connectec 1 : VREF connectec Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Note 1: If the A-D1 control register 1 is rewritten during A-D conversion, the conversion result is indeterminate. Note 2: This bit is invalid in one-shot mode and repeat mode. Channel shown in the parentheses, becomes valid when repeat sweep mode 1(bit 2 = "1") is selected. Note 3: j=0, 2, 15 is selected by analog input port select bits (bit1 and bit 2 of address 01D416). Note 4: When f(XIN) is over 10 MHz, the AD frequency must be under 10 MHz by dividing. Figure 1.24.6. A-D converter-related registers (5) 288 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter A-D1 control register 2 b7 b6 b5 b4 b3 b2 b1 b0 (Note 1) Symbol AD1CON2 Bit Symbol SMP Address 01D416 When reset X00XX0002 Bit name A-D conversion method select bit Bit name R W 0 : Without sample and hold 1 : With sample and hold b2 b1 APS0 Analog input port select bit APS1 0 0 : P15 0 1 : Must not be set 1 0 : P0 1 1 : P2 Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. b6 b5 TRG0 External trigger request cause select bit TRG1 0 0 : ADTRG is selected 0 1 : Timer B2 interrupt occurrence frequency counter overflow is selected (Note 2) 1 0 : Group 3 channel 1 interrupt is selected 1 1 : Must not be set Nothing is assigned. When write, set to "0". When read, its content is indeterminate. Note 1: If the A-D1 control register 2 is rewritten during A-D conversion, the conversion. Note 2: This is valid in three-phase PWM mode. A-D1 register j (j=0 to 7) b15 (b7) b8 (b0)b7 b0 Symbol AD1j(j=0 to 2) AD1j(j=3 to 5) AD1j(j=6,7) Address 01C116,01C016, 01C316,01C216, 01C516,01C416 01C716,01C616, 01C916,01C816, 01CB16,01CA16 01CD16,01CC16, 01CF16,01CE16 Function When reset indeterminate indeterminate indeterminate R W Eight low-order bits of A-D conversion result During 10-bit mode : Two high-order bits of A-D conversion result During 8-bit mode : When read, their contents are indeterminate Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. Figure 1.24.7. A-D converter-related registers (6) 289 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter (1) One-shot mode In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. Table 1.24.2 shows the specifications of one-shot mode. Table 1.24.2. One-shot mode specifications Item Specification Function The pin selected by the analog input pin select bit is used for one A-D conversion Start condition Writing "1" to A-Di conversion start flag, external trigger Stop condition * End of A-Di conversion (A-Di conversion start flag changes to "0", except when external trigger is selected) * Writing "0" to A-D conversion start flag Interrupt request generation timing End of A-D conversion Input pin One of ANj0 to ANj7 (j =non, 0, 2, 15), ANEX0, ANEX1 Reading of result of A-D converter Read A-D register corresponding to selected pin (2) Repeat mode In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. Table 1.24.3 shows the A-D control register in repeat mode. Table 1.24.3. Repeat mode specifications Item Function Specification The pin selected by the analog input pin select bit is used for repeated A-D conversion Start condition Writing "1" to A-D conversion start flag, external trigger Stop condition Writing "0" to A-D conversion start flag Interrupt request generation timing None generated Input pin One of ANj0 to ANj7 (j =non, 0, 2, 15), ANEX0, ANEX1 Reading of result of A-D converter Read A-D register corresponding to selected pin (3) Single sweep mode In single sweep mode, the pins selected using the A-D sweep pin select bit are used for one-by-one A-D conversion. Table 1.24.4 shows the A-D control register in single sweep mode. Table 1.24.4. Single sweep mode specifications Item Function Specification The pins selected by the A-Di sweep pin select bit are used for one-by-one A-D conversion Start condition Writing "1" to A-D converter start flag, external trigger Stop condition * End of A-Di conversion (A-D conversion start flag changes to "0", except when external trigger is selected) * Writing "0" to A-Di conversion start flag Interrupt request generation timing End of sweep Input pin ANj0 and ANj1 (2 pins), ANj0 to ANj3 (4 pins), ANj0 to ANj5 (6 pins), or ANj0 to ANj7 (8 pins) (j =non, 0, 2, 15) Reading of result of A-D converter 290 Read A-D register corresponding to selected pin n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter (4) Repeat sweep mode 0 In repeat sweep mode 0, the pins selected using the A-D sweep pin select bit are used for repeat sweep A-D conversion. Table 1.24.5 shows the specifications of repeat sweep mode 0. Table 1.24.5. Repeat sweep mode 0 specifications Item Function Specification The pins selected by the A-D sweep pin select bit are used for repeat sweep A-D conversion Start condition Writing "1" to A-D conversion start flag Stop condition Writing "0" to A-D conversion start flag Interrupt request generation timing None generated Input pin ANj0 and ANj1 (2 pins), ANj0 to ANj3 (4 pins), ANj0 to ANj5 (6 pins), or ANj0 to AN7 (8 pins) (j =non, 0, 2, 15) Reading of result of A-D converter Read A-D register corresponding to selected pin (5) Repeat sweep mode 1 In repeat sweep mode 1, all pins are used for A-D conversion with emphasis on the pin or pins selected using the A-D sweep pin select bit. Table 1.26.6 shows the specifications of repeat sweep mode 1. Table 1.26.6. Repeat sweep mode 1 specifications Item Function Specification All pins perform repeat sweep A-D conversion, with emphasis on the pin or pins selected by the A-D sweep pin select bit Example : AN0 selected ANj0 ANj1 ANj0 ANj2 ANj0 ANj3 etc. (j =non, 0, 2, 15) Start condition Writing "1" to A-D conversion start flag Stop condition Writing "0" to A-D conversion start flag Interrupt request generation timing None generated Input pin ANj0 to ANj7 (j =non, 0, 2, 15) With emphasis on the pin ANj0 (1 pin), ANj0 and ANj1 (2 pins), ANj0 to ANj2 (3 pins), ANj0 to ANj3 (4 pins) (j =non, 0, 2, 15) Reading of result of A-D converter Read A-D register corresponding to selected pin 291 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter (a) Resolution select function 8/10-bit mode select bit of A-D control register 1 (bit 3 at address 039716, 01D716) When set to 10-bit precision, the low 8 bits are stored in the even addresses and the high 2 bits in the odd addresses. When set to 8-bit precision, the low 8 bits are stored in the even addresses. (b) Sample and hold Sample and hold are selected by setting bit 0 of the A-D control register 2 (address 039416, 01D416) to "1". When sample and hold are selected, the rate of conversion of each pin increases. As a result, a 28 OAD cycle is achieved with 8-bit resolution and 33 OAD with 10-bit resolution. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold are to be used. (c) Trigger select function Can appoint start of conversion, by a combination of setting of trigger select bit (bit 5 at address 039616, 01D616) and external trigger request cause select bit (bit 5 and bit 6 at address 039416, 01D416), as follows. Table 1.24.7. Trigger select function setting Trigger select bit="1" Trigger select bit="0" External trigger cause select bits 00 01 10 A-D0 Software trigger ADTRG Timer B2 OFCOI(Note) Group 2 channel 1 interrupt A-D1 Software trigger ADTRG Timer B2 OFCOI(Note) Group 3 channel 1 interrupt Timer B2 OFCOI : Timer B2 occurrence frequency counter overflow interrupt Note :Valid in three-phase PWM mode. (d) Two circuit same time start (software trigger) Two A-D converters can start at the same time by setting simultaneous start bit (bit 7 of address 039416) to "1". During the A-D circuit of either of A-D0 and A-D1 are operated, do not set "1" to the simultaneous start bit. Do not set to "1" when external trigger is selected. When using this bit, do not set A-D conversion start flag (bit 6 of address 039616, 01D616) to "1". (e) Replace function of input pin Setting "1" to A-D channel replace select bit of A-D0 control register 2 (ADS:bit 4 at address 039416) can replace channel of A-D0 and A-D1. A-D conversion reliability is confirmed by replacing channels. When ADS bit is "1", a corresponding pin of A-D0 register i is selected by analog input port select bits of A-D1 control register 2 (bits 2 and 1 at address 01D416). In this case, A-D0 control register 0 and A-D1 control register 0 must be set to same value. 292 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter Table 1.24.8. Setting of analog input port replace of A-D converter Setting value A-D conversion stored register A-D channel replace select bit Analog output port select bit 1 00 10 11 A-D0 register 0 AN150 AN00 AN20 A-D0 register 1 AN151 AN01 AN21 A-D0 register 2 AN152 AN02 AN22 A-D0 register 3 AN153 AN03 AN23 A-D0 register 4 AN154 AN04 AN24 A-D0 register 5 AN155 AN05 AN25 A-D0 register 6 AN156 AN06 AN26 A-D0 register 7 AN157 AN07 AN27 A-D1 register 0 AN0 A-D1 register 1 AN1 A-D1 register 2 AN2 A-D1 register 3 AN3 A-D1 register 4 AN4 A-D1 register 5 AN5 A-D1 register 6 AN6 A-D1 register 7 AN7 (f) Extended analog input pins In one-shot mode and repeat mode, the input via the extended analog input pins ANEX0 and ANEX1 can also be converted from analog to digital as AN0 and AN1 analog input signal respectively. Set the related input peripheral function of the function select register B3 to disabled. (g) External operation amp connection mode In this mode, multiple external analog inputs via the extended analog input pins, ANEX0 and ANEX1, can be amplified together by just one operation amp and used as the input for A-D conversion. When bit 6 and bit 7 of the A-D control register 1 (address 039716) is "11", input via AN0 to AN7 is output from ANEX0. The input from ANEX1 is converted from analog to digital and the result stored in the corresponding A-D register. The speed of A-D conversion depends on the response of the external operation amp. Do not connect the ANEX0 and ANEX1 pins directly. Figure 1.24.8 is an example of how to connect the pins in external operation amp mode. Set the related input peripheral function of the function select register B3 to disabled. 293 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter Table 1.24.9. Setting of extended analog input pins A-D0 control register 1 ANEX0 function ANEX1 function Bit 7 Bit 6 0 0 Not used Not used 0 1 P95 analog input Not used 1 0 Not used P96 analog input 1 1 Output to external ope-amp Input from external ope-amp Resistance ladder Successive conversion register Analog input AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 ANEX0 ANEX1 Comparator External op-amp Figure 1.24.8. Example of external op-amp connection mode (h) Power consumption reduction function VREF connect bit (bit 5 at addresses 039716, 01D716) The VREF connect bit (bit 5 at address 039716, 01D716) can be used to isolate the resistance ladder of the A-D converter from the reference voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A-D converter, start A-D conversion only after connecting VREF. Do not write A-D conversion start flag and VREF connect bit to "1" at the same time. Do not clear VREF connect bit to "0" during A-D conversion. This VREF is without reference to D-A converter's VREF. 294 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter Precaution After A-D conversion is complete, if the CPU reads the A-D register at the same time as the A-D conversion result is being saved to A-D register, wrong A-D conversion value is saved into the A-D register. This happens when the internal CPU clock is selected from divided main clock or sub-clock. * When using the one-shot or single sweep mode Confirm that A-D conversion is complete before reading the A-D register. (Note: When A-D conversion interrupt request bit is set, it shows that A-D conversion is completed.) * When using the repeat mode or repeat sweep mode 0 or 1 Use the undivided main clock as the internal CPU clock. 295 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER D-A Conversion D-A Converter This is an 8-bit, R-2R type D-A converter. The microcomputer contains two independent D-A converters of this type. D-A conversion is performed when a value is written to the corresponding D-A register. Bits 0 and 1 (D-A output enable bits) of the D-A control register decide if the result of conversion is to be output. Set the function select register A3 to I/O port, the related input peripheral function of the function select register B3 to disabled and the direction register to input mode. Do not set the target port to pulled-up when D-A output is enabled. Output analog voltage (V) is determined by a set value (n : decimal) in the D-A register. V = VREF X n/ 256 (n = 0 to 255) VREF : reference voltage (This is unrelated to bit 5 of A-D control register 1 (addresses 039716, 01D716) Table 1.25.1 lists the performance of the D-A converter. Figure 1.25.1 shows the block diagram of the D-A converter. Figure 1.25.2 shows the D-A control register. Figure 1.25.3 shows the D-A converter equivalent circuit. When the D-A converter is not used, set the D-A register to "00" and D-A output enable bit to "0". Table 1.25.1. Performance of D-A converter Item Conversion method R-2R method Resolution 8 bits Analog output pin 2 channels Performance Data bus low-order bits A D-A register i (8) (i = 0, 1) (Address 039816, 039A16) AAAAAA AAAAAA D-Ai output enable bit (i = 0, 1) R-2R resistance ladder Figure 1.25.1. Block diagram of D-A converter 296 P93 / DA0 P94 / DA1 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER D-A Conversion D-A control register b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address DACON 039C16 When reset XXXXXX002 Bit symbol Bit name DA0E D-A0 output enable bit 0 : Output disabled 1 : Output enabled DA1E D-A1 output enable bit 0 : Output disabled 1 : Output enabled Function R W Nothing is assigned. When write, set to "0". When read, their contents are "0". D-A register i b7 b0 Symbol DAi(i=0,1) Address 039816, 039A16 When reset Indeterminate Setting range Function Output value of D-A conversion R W 0016 to FF16 Figure 1.25.2. D-A control register D-A0 output enable bit "0" R R R R R R R R 2R DA0 "1" 2R 2R 2R 2R 2R 2R 2R LSB MSB D-A register 0 2R "0" "1" AVSS VREF Note 1: In the above figure, the D-A register value is "2A16". Note 2: This circuit is the same in D-A1. Note 3: To save power dissipation when not using the D-A converter, set the D-A output enable bit to "0" and the D-A register to "0016", and prevent current flowing to the R-2R resistance. Figure 1.25.3. D-A converter equivalent circuit 297 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CRC CRC Calculation Circuit The Cyclic Redundancy Check (CRC) calculation circuit detects an error in data blocks. The microcomputer uses a generator polynomial of CRC_CCITT (X16 + X12 + X5 + 1) to generate CRC code. The CRC code is a 16-bit code generated for a block of a given data length in multiples of 8 bits. The CRC code is set in a CRC data register each time one byte of data is transferred to a CRC input register after writing an initial value into the CRC data register. Generation of CRC code for one byte of data is completed in two machine cycles. Figure 1.26.1 shows the block diagram of the CRC circuit. Figure 1.26.2 shows the CRC-related registers. Figure 1.26.3 shows the CRC example. Data bus high-order bits AAAAA AAAAAA AAAAAAAAAA AAAAA AAAAAA AAAAAAAAAA AAAAAAAAAA AAAAAAAAAA AAAAAAAAAA AAAAA AAAAA Data bus low-order bits Eight low-order bits Eight high-order bits CRC data register (16) (Addresses 037D16, 037C16) CRC code generating circuit x16 + x12 + x5 + 1 CRC input register (8) (Address 037E16) Figure 1.26.1. Block diagram of CRC circuit CRC data register b15 (b7) b8 (b0) b7 b0 Symbol CRCD Address 037D16, 037C16 Function CRC calculation output register When reset Indeterminate Setting range R W 000016 to FFFF16 CRC input register b7 b0 Symbol CRCIN Address 037E16 Function Data input register Figure 1.26.2. CRC-related registers 298 When reset Indeterminate Setting range 0016 to FF16 R W n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CRC b15 b0 CRC data register CRCD [037D16, 037C16] (1) Setting 000016 b7 b0 CRC input register (2) Setting 0116 CRCIN [037E16] 2 cycles After CRC calculation is complete b15 b0 CRC data register 118916 CRCD [037D16, 037C16] Stores CRC code The code resulting from sending 0116 in LSB first mode is (1000 0000). Thus the CRC code in the generating polynomial, (X16 + X12 + X5 + 1), becomes the remainder resulting from dividing (1000 0000) X16 by (1 0001 0000 0010 0001) in conformity with the modulo-2 operation. LSB MSB 1000 1000 1 0001 0000 0010 0001 1000 0000 0000 1000 1000 0001 1000 0001 1000 1000 1001 LSB 0000 0000 0000 0001 0001 9 1 8 1 0000 1 1000 0000 1000 0000 Modulo-2 operation is operation that complies with the law given below. 0+0=0 0+1=1 1+0=1 1+1=0 -1 = 1 0 1 1000 MSB Thus the CRC code becomes (1001 0001 1000 1000). Since the operation is in LSB first mode, the (1001 0001 1000 1000) corresponds to 118916 in hexadecimal notation. If the CRC operation in MSB first mode is necessary in the CRC operation circuit built in the M32C, switch between the LSB side and the MSB side of the input-holding bits, and carry out the CRC operation. Also switch between the MSB and LSB of the result as stored in CRC data. b7 b0 CRC input register (3) Setting 2316 CRCIN [037E16] After CRC calculation is complete b15 b0 0A4116 CRC data register CRCD [037D16, 037C16] Stores CRC code Figure 1.26.3. CRC example 299 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER X-Y Converter X-Y Converter X-Y conversion rotates the 16 x 16 matrix data by 90 degrees. It can also be used to invert the top and bottom of the 16-bit data. Figure 1.27.1 shows the XY control register. The Xi and the Yi registers are 16-bit registers. There are 16 of each (where i= 0 to 15). The Xi and Yi registers are mapped to the same address. The Xi register is a write-only register, while the Yi register is a read-only register. Be sure to access the Xi and Yi registers in 16-bit units from an even address. Operation cannot be guaranteed if you attempt to access these registers in 8-bit units. XY control register b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address XYC 02E016 Bit symbol XYC0 XYC1 Bit name When reset XXXXXX002 Function Read-mode set bit 0 : Data conversion 1 : No data conversion Write-mode set bit 0 : No bit mapping conversion 1 : Bit mapping conversion Noting is assigned. When write, set to "0". When read, their contents are indeterminate. Figure 1.27.1. XY control register 300 R W n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER X-Y Converter The reading of the Yi register is controlled by the read-mode set bit (bit 0 at address 02E016). When the read-mode set bit (bit 0 at address 02E016) is "0", specific bits in the Xi register can be read at the same time as the Yi register is read. For example, when you read the Y0 register, bit 0 is read as bit 0 of the X0 register, bit 1 is read as bit 0 of the X1 register, ..., bit 14 is read as bit 0 of the X14 register, bit 15 as bit 0 of the X15 register. Similarly, when you read the Y15 register, bit 0 is bit 15 of the X0 register, bit 1 is bit 15 of the X1 register, ..., bit 14 is bit 15 of the X14 register, bit 15 is bit 15 of the X15 register. Figure 1.27.2 shows the conversion table when the read mode set bit = "0". Figure 1.27.3 shows the X-Y conversion example. Y15 register (0002DE16) Y14 register (0002DC16) Y13 register (0002DA16) Y12 register (0002D816) Y11 register (0002D616) Y10 register (0002D416) Y9 register (0002D216) Y8 register (0002D016) Y7 register (0002CE16) Y6 register (0002CC16) Y5 register (0002CA16) Y4 register (0002C816) Y3 register (0002C616) Y2 register (0002C416) Y1 register (0002C216) Y0 register (0002C016) Read address Bit of Yi register b15 AA AA A AA A AA A AA A AA A AA A AA AAA A AA AA A AA A AA A AA A AA AA A AA A AA A AA A AA A AA A AA AA A AA A AA A AA A AA A AA A AA AA A AA A AA A AA A AA A AA A AA AA A AA A AA A AA A AA A AA A AA AAA A AA AA A AA A AA A AA A b0 Write address X15 register (0002DE16) X14 register (0002DC16) X13 register (0002DA16) X12 register (0002D816) X11 register (0002D616) X10 register (0002D416) X9 register (0002D216) X8 register (0002D016) X7 register (0002CE16) X6 register (0002CC16) X5 register (0002CA16) X4 register (0002C816) X3 register (0002C616) X2 register (0002C416) X1 register (0002C216) X0 register (0002C016) b15 b0 Bit of Xi register Figure 1.27.2. Conversion table when the read mode set bit = "0" (X register) X0-Reg X1 X2 X3 X4 X5 X6 X7 X8 X9 X10 X11 X12 X13 X14 X15 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 (Y register) Y0-Reg Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y11 Y12 Y13 Y14 Y15 A AAAA AA A A AA A AA A A AA A AA AA AA AA AA A A A Figure 1.27.3. X-Y conversion example 301 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER X-Y Converter When the read-mode set bit (bit 0 at address 02E016) is "1", you can read the value written to the Xi register by reading the Yi register. Figure 1.27.4 shows the conversion table when the read mode set bit = "1". Write address Read address AA AA A AA A AA A AA A AA A AA A A AA AA A AA A AA A AA A AA A AA A A AA AA A AA A AA A AA A AA A AA A A AA AA A AA A AA A AA A AA A AA A A AA AA A AA A AA A AA A AA A AA A A AA AA A AA A AA A AA A AA A AA A A AA AA A AA A AA A AA A AA A AA A A X15,Y15 register (0002DE16) X14,Y14 register (0002DC16) X13,Y13 register (0002DA16) X12,Y12 register (0002D816) X11,Y11 register (0002D616) X10,Y10 register (0002D416) X9,Y9 register (0002D216) X8,Y8 register (0002D016) X7,Y7 register (0002CE16) X6,Y6 register (0002CC16) X5,Y5 register (0002CA16) X4,Y4 register (0002C816) X3,Y3 register (0002C616) X2,Y2 register (0002C416) X1,Y1 register (0002C216) X0,Y0 register (0002C016) b15 b0 Bit of Xi register Bit of Yi register Figure 1.27.4. Conversion table when the read mode set bit = "1" The value written to the Xi register is controlled by the write mode set bit (bit 1 at address 02E016). When the write mode set bit (bit 1 at address 02E016) is "0" and data is written to the Xi register, the bit stream is written directly. When the write mode set bit (bit 1 at address 02E016) is "1" and data is written to the Xi register, the bit sequence is reversed so that the high becomes low and vice versa. Figure 1.27.5 shows the conversion table when the write mode set bit = "1". b15 b0 b15 b0 Write address Bit of Xi register Figure 1.27.5. Conversion table when the write mode set bit = "1" 302 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DRAM Controller DRAM Controller There is a built in DRAM controller to which it is possible to connect between 512 Kbytes and 8 Mbytes of DRAM. Table 1.28.1 shows the functions of the DRAM controller. Table 1.28.1. DRAM Controller Functions DRAM space 512KB, 1MB, 2MB, 4MB, 8MB Bus control 2CAS/1W ________ ________ Refresh CAS before RAS refresh, Self refresh-compatible Function modes EDO-compatible, fast page mode-compatible Waits 1 wait or 2 waits, programmable To use the DRAM controller, use the DRAM space select bit of the DRAM control register (address 004016) to specify the DRAM size. Figure 1.28.1 shows the DRAM control register. The DRAM controller cannot be used in external memory mode 3 (bits 1 and 2 at address 000516 are "112"). Always use the DRAM controller in external memory modes 0, 1, or 2. When the data bus width is 16-bit in DRAM area, set "1" to R/W mode select bit (bit 2 at address 000416). Set wait time between after DRAM power ON and before memory processing, and processing necessary for dummy cycle to refresh DRAM by software. DRAM Control register b7 b6 b5 b4 b3 b2 b1 b0 Symbol DRAMCONT Bit symbol WT Address 004016 When reset Indeterminate (Note 1) Bit name Wait select bit (Note 2) Function R W 0 : Two wait 1 : One wait b3 b2 b1 AR0 AR1 DRAM space select bit AR2 0 0 0 : DRAM ignored 0 0 1 : Must not be set 0 1 0 : 0.5MB 0 1 1 : 1MB 1 0 0 : 2MB 1 0 1 : 4MB 1 1 0 : 8MB 1 1 1 : Must not be set Nothing is assigned. When write, set to "0". When read, their contents are indeterminate. SREF Self-refresh mode bit (Note 3) 0 : Self-refresh OFF 1 : Self-refresh ON Note 1: After reset, the content of this register is indeterminate. DRAM controller starts operation after writing to this register. Note 2: The number of cycles with 2 waits is 3-2-2. With 1 wait, it is 2-1-1. Note 3: When you set to "1", both RAS and CAS change to "L". When you set to "0", RAS and CAS change to "H" and then normal operation (read/write, refresh) is resumed. In stop mode, there is no control. Note 4: Set the bus width using the external data bus width control register (address 000B16). When selecting 8-bit bus width, CASH is indeterminate. Figure 1.28.1. DRAM control register 303 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DRAM Controller * DRAM Controller Multiplex Address Output The DRAM controller outputs the row addresses and column addresses as a multiplexed signal to the address bus A8 to A20. Figure 1.28.2 shows the output format for multiplexed addresses. 8-bit bus mode MA8 (A16) MA7 (A15) MA6 (A14) MA5 (A13) MA4 (A12) MA3 (A11) MA2 (A10) MA1 (A9) MA0 (A8) A17 A16 A15 A14 A13 A12 A11 A10 A9 - A8 A7 A6 A5 A4 A3 A2 A1 A0 - Pin function MA12 MA11 MA10 MA9 (A20) (A19) (A18) (A17) Row address (A20) (A19) A18 Column address (A22) (A22) A19 512KB, 1MB Row address (A20) A19 A18 A17 A16 A15 A14 A13 A12 A11 A10 A9 - Column address (A22) A21 A20 A8 A7 A6 A5 A4 A3 A2 A1 A0 - 2MB, 4MB Row address Column address A20 A19 A18 A17 A16 A15 A14 A13 A12 A11 A10 A9 - (A22) A22 A21 A8 A7 A6 A5 A4 A3 A2 A1 A0 - 8MB 16-bit bus mode Pin function MA12 MA11 MA10 (A20) (A19) (A18) MA9 (A17) MA8 (A16) MA7 (A15) MA6 (A14) MA5 (A13) MA4 (A12) MA3 (A11) MA2 (A10) MA1 (A9) MA0 (A8) Row address (A20) (A19) A18 A17 A16 A15 A14 A13 A12 A11 A10 (A9) - Column address (A22) (A20) A9 A8 A7 A6 A5 A4 A3 A2 A1 (A0) - 512KB Row address (A20) A19 A18 A17 A16 A15 A14 A13 A12 A11 A10 (A9) - Column address (A22) A20 A9 A8 A7 A6 A5 A4 A3 A2 A1 (A0) - 1MB, 2MB Row address A20 A19 A18 A17 A16 A15 A14 A13 A12 A11 A10 (A9) - Column address A22 A21 A9 A8 A7 A6 A5 A4 A3 A2 A1 (A0) - 4MB, 8MB (Note 2) Note 1: ( ) invalid bit: bits that change according to selected mode (8-bit/16-bit bus mode, DRAM space). Note 2: The figure is for 4Mx1 or 4Mx4 memory configuration. If you are using a 4Mx16 configuration, use combinations of the following: For row addresses, MA0 to MA12; for column addresses MA2 to MA8, MA11, and MA12. Or for row addresses MA1 to MA12; for column addresses MA2 to MA9, MA11, MA12. Note 3: "-" is indetermimate. Figure 1.28.2. Output format for multiplexed addresses 304 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DRAM Controller * Refresh _______ _______ The refresh method is CAS before RAS. The refresh interval is set by the DRAM refresh interval set register (address 004116). The refresh signal is not output in HOLD state. Figure 1.28.3 shows the DRAM refresh interval set register. Use the following formula to determine the value to set in the refresh interval set register. Refresh interval set register value (0 to 255) = refresh interval time / (BCLK frequency X 32) - 1 DRAM refresh interval set register b7 b6 b5 b4 b3 b2 b1 b0 Symbol REFCNT Bit symbol Address 004116 Bit name When reset Indeterminate Function R W b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 0 0 0 0 : 1.1 s 0 0 0 0 0 0 0 1 : 2.1 s 0 0 0 0 0 0 1 0 : 3.2 s REFCNT0 REFCNT1 REFCNT2 (Note) 1 1 1 1 1 1 1 1 : 272.8 s REFCNT3 Refresh interval set bit REFCNT4 REFCNT5 REFCNT6 REFCNT7 Note. Refresh interval at 30 MHz operating (no division). Refresh interval = BCLK frequency X (refresh interval set bit + 1) X 32 Figure 1.28.3. DRAM refresh interval set register The DRAM self-refresh operates in STOP mode, etc. When shifting to self-refresh, select DRAM ignored by the DRAM space select bit. In the next instruction, simultaneously set the DRAM space select bit and self-refresh ON by self-refresh mode bit. Also, insert two NOPs after the instruction that sets the self-refresh mode bit to "1". Do not access external memory while operating in self-refresh. (All external memory space access is inhibited. ) When disabling self-refresh, simultaneously select DRAM ignored by the DRAM space select bit and selfrefresh OFF by self-refresh mode bit. In the next instruction, set the DRAM space select bit. Do not access the DRAM space immediately after setting the DRAM space select bit. 305 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DRAM Controller Example) One wait is selected by the wait select bit and 4MB is selected by the DRAM space select bit Shifting to self-refresh *** mov.b #00000001b,DRAMCONT ;DRAM ignored, one wait is selected mov.b #10001011b,DRAMCONT ;Set self-refresh, select 4MB and one wait nop ;Two nops are needed nop ; *** Disable self-refresh *** mov.b #00000001b,DRAMCONT mov.b nop nop *** #00001011b,DRAMCONT ;Disable self-refresh, DRAM ignored, one wait is ;selected ;Select 4MB and one wait ;Inhibit instruction to access DRAM area Figures 1.28.4 to 1.28.6 show the bus timing during DRAM access. 306 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DRAM Controller < Read cycle (wait control bit = 0) > BCLK Row address MA0 to MA12 Column address 1 Column address 2 Column address 3 RAS CASH CASL 'H' DW D0 to D15 (EDO mode) Note : Only CASL is operating in 8-bit data bus width. < Write cycle (wait control bit = 0) > BCLK MA0 to MA12 Row address Column address 1 Column address 2 Column address 3 RAS CASH CASL DW D0 to D15 Note : Only CASL is operating in 8-bit data bus width. Figure 1.28.4. The bus timing during DRAM access (1) 307 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DRAM Controller < Read cycle (wait control bit = 1) > BCLK Row address MA0 to MA12 Column address 1 Column address 2 Column address 3 Column address 4 RAS CASH CASL 'H' DW D0 to D15 (EDO mode) Note : Only CASL is operating in 8-bit data bus width. < Write cycle (wait control bit = 1) > BCLK MA0 to MA12 Row address Column address 1 Column address 2 RAS CASH CASL DW D0 to D15 Note : Only CASL is operating in 8-bit data bus width. Figure 1.28.5. The bus timing during DRAM access (2) 308 Column address 3 Column address 4 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DRAM Controller BCLK RAS CASH CASL "H" DW < CAS before RAS refresh cycle > Note : Only CASL is operating in 8-bit data bus width. BCLK RAS CASH CASL "H" DW < Self refresh cycle > Note : Only CASL is operating in 8-bit data bus width. Figure 1.28.6. The bus timing during DRAM access (3) 309 n r de me Un elop v de t Rev.B2 for proof reading Programmable I/O Port Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Ports There are 123 programmable I/O ports in 144-pin version: P0 to P15 (excluding P85). There are 87 programmable I/O ports in 100-pin version: P0 to P10 (excluding P85). Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. P85 is an input-only port and has no built-in pull-up resistance. Figures 1.29.1 to 1.29.4 show the programmable I/O ports. Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices. To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter), set the corresponding function select registers A, B and C. When pins are to be used as the outputs for the D-A converter, set the function select register A3 of each pin to I/O port, and set the direction registers to input mode. See the descriptions of the respective functions for how to set up the built-in peripheral devices. (1) Direction registers Figurs 1.29.5 shows the direction registers. These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin. In memory expansion and microprocessor mode, the contents of corresponding direction register of pins _____ _______ _______ _______ _____ _________ _______ _______ _______ _____ _____ A0 to A22, A23, D0 to D15, MA0 to MA12, CS0 to CS3, WRL/WR/CASL, WRH/BHE/CASH, RD/DW, BCLK/ _________ _________ _______ _______ ALE/CLKOUT, HLDA/ALE, HOLD, ALE/RAS, and RDY are not changed. Note: There is no direction register bit for P85. (2) Port registers Figure 1.29.6 shows the port registers. These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in a port register corresponds one for one to each I/O pin. In memory expansion and microprocessor mode, the contents of corresponding port register of pins A0 to _____ _______ _______ _______ _____ _________ _______ _______ _______ _____ _____ A22, A23, D0 to D15, MA0 to MA12, CS0 to CS3, WRL/WR/CASL, WRH/BHE/CASH, RD/DW, BCLK/ALE/ _________ _________ _______ _______ CLKOUT, HLDA/ALE, HOLD, ALE/RAS, and RDY are not changed. (3) Function select register A Figures 1.29.7 to 1.29.11 show the function select registers A. The register is used to select port output and peripheral function output when the port functions for both port output and peripheral function output. Each bit of this register corresponds to each pin that functions for both port output and peripheral function output. 310 n r de me Un elop v de t Rev.B2 for proof reading Programmable I/O Port Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER (4) Function select register B Figures 1.29.12 and 1.29.13 show the function select registers B. This register selects the first peripheral function output and second peripheral function output when multiple peripheral function outputs are assigned to a pin. For pins with a third peripheral function, this register selects whether to enable the function select register C, or output the second peripheral function. Each bit of this register corresponds to each pin that has multiple peripheral function outputs assigned to it. This register is enabled when the bits of the corresponding function select register A are set for peripheral functions. The bit 3 to bit 6 of function select register B3 is ignored bit for input peripheral function. When using DA0/DA1 and ANEX0/ANEX1, set related bit to"1". When not using DA0/DA1 or ANEX0/ANEX1, set related bit to "0". (5) Function select register C Figure 1.29.14 shows the function select register C. This register is used to select the first peripheral function output and the third peripheral function output when three peripheral function outputs are assigned to a pin. This register is effective when the bits of the function select register A of the counterpart pin have selected a peripheral function and when the function select register B has made effective the function select register C. The bit 7 (PSC_7) is assigned the key-in interrupt inhibit bit. Setting "1" in the key-in interrupt inhibit bit causes no key-in interrupts regardless of the settings in the interrupt control register even if "L" is entered ______ ______ in pins KI0 to KI3. With "1" set in the key-in interrupt inhibit bit, input from a port pin cannot be effected even if the port direction register is set to input mode. (6) Pull-up control registers Figures 1.29.15 to 1.29.17 show the pull-up control registers. The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input. Since P0 to P5 operate as the bus in memory expansion mode and microprocessor mode, do not set the pull-up control register. However, it is possible to select pull-up resistance presence to the usable port as I/O port by setting. (7) Port control register Figure 1.29.18 shows the port control register. This register is used to choose whether to make port P1 a CMOS port or an Nch open drain. In the Nch open drain, the CMOS port's Pch is kept always turned off so that the port P1 cannot be a complete open drain. Thus the absolute maximum rating of the input voltage falls within the range from "- 0.3 V to Vcc + 0.3 V". The port control register functions similarly to the above. Also in the case in which port P1 can be used as a port when the bus width in the full external areas comprises 8 bits in either microprocessor mode or in memory expansion mode. 311 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port Programmable I/O ports Pull-up selection Direction register Port latch Data bus A Input to respective peripheral functions C Analog signal Option Port Circuit (B) (A) Input to respective Hysteresis presence peripheral functions P00 to P07 P20 to P27 P30 to P37 P40 to P47 P50 to P52 P54 P55 P56 P57 P83, P84 P86 P87 P100 to P103 P104 to P107 (Note) P114 P144 to P146 P152, P153 P156, P157 : Present, : Not present Note: These ports exist in 144-pin version. Figure 1.29.1. Programmable I/O ports (1) 312 B Circuit (C) Analog I/F n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port Programmable I/O ports with port control register Pull-up selection Direction register Port P1 control register Port latch Data bus A Input to respective peripheral functions Option Port B Circuit (B) (A) Input to respective Hysteresis presence peripheral functions P10 to P14 P15 to P17 : Present, : Not present Figure 1.29.2. Programmable I/O ports (2) 313 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port Programmable I/O ports with function select register Pull-up selection D Function select register A (Note 1) Direction register Output from each peripheral function Data bus Port latch A Input to respective peripheral functions C Analog signal Option Port P53 Circuit (B) (A) Input to respective Hysteresis presence peripheral functions (Note 1) P60, P61 P63 to P65, P67 P70, P71 (Note 2) P72 to P77 P80, P81 P82 P90 to P92 P93 to P96 P97 P110 P111, P112 P113 P120 P121, P122 P123 to P127 P130 to P134 (Note 3) P135, P136 P137 P140, P141 P142, P143 P150, P151 P154, P155 : Present, : Not present Note 1: P53 is clock output select bit for BCLK. Note 2: P70 and P71 are N-channel open drain output. Note 3: These ports exist in 144-pin version. Figure 1.29.3. Programmable I/O ports (3) 314 B Circuit (C) Analog I/F Circuit (D) n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port Input-only port Data bus NMI Figure 1.29.4. Programmable I/O ports (4) Port Pi direction register b7 b6 b5 b4 b3 b2 b1 b0 (Note 1, 2, 3) Symbol Address When reset PDi(i=0 to 5) PDi(i=6 to 11) 03E216, 03E316, 03E616, 03E716, 03EA16, 03EB16 03C216, 03C316, 03C616, 03C716, 03CA16, 03CB16 0016 0016 PDi(i=12 to 15) 03CE16, 03CF16, 03D216, 03D316 0016 Bit Symbol Bit name Function PDi_0 Port Pi0 direction 0 : Input mode (Functions as an input port) register 1 : Output mode (Functions as an output port) PDi_1 Port Pi1 direction 0 : Input mode (Functions as an input port) register 1 : Output mode (Functions as an output port) PDi_2 Port Pi2 direction 0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port) register PDi_3 Port Pi3 direction 0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port) register PDi_4 Port Pi4 direction 0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port) register PDi_5 PDi_6 PDi_7 R W Port Pi5 direction 0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port) register (Note 4) Port Pi6 direction 0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port) register (Note 4) Port Pi7 direction 0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port) register (Note 4) Note 1: Set bit 2 of protect register (address 000A16) to "1" before rewriting to the port P9 direction register. Note 2: In memory expansion and microprocessor mode, the contents of corresponding port direction register of pins A0 to A22, A23, D0 to D15, MA0 to MA12, CS0 to CS3, WRL/WR/CASL, WRH/BHE/CASH, RD/DW, BCLK/ALE/CLKOUT, HLDA/ALE, HOLD, ALE/RAS, and RDY are not changed. Note 3: Port 11 to 15 registers exist in 144-pin version. Note 4: Nothing is assigned in bit5 of Port P8 direction register, bit7 to bit5 of port P11 direction register and bit7 of port P14 direction register. When write, set to "0". When read, its content is indeterminate. Figure 1.29.5. Direction register 315 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port Port Pi register (Note 1, 2, 3) b7 b6 b5 b4 b3 b2 b1 b0 Symbol Pi(i=0 to 5) Pi(i=6 to 11) Pi(i=12 to 15) Bit symbol Address 03E016, 03E116, 03E416, 03E516, 03E816, 03E916 03C016, 03C116, 03C416, 03C516, 03C816, 03C916 03CC16, 03CD16, 03D016, 03D116 Bit name Function When reset Indeterminate Indeterminate Indeterminate R W Pi_0 Port Pi0 register 0 : "L" level 1 : "H" level (Note 4) Pi_1 Port Pi1 register 0 : "L" level 1 : "H" level (Note 4) Pi_2 Port Pi2 register 0 : "L" level 1 : "H" level Pi_3 Port Pi3 register 0 : "L" level 1 : "H" level Pi_4 Port Pi4 register 0 : "L" level 1 : "H" level Pi_5 Port Pi5 register 0 : "L" level 1 : "H" level (Note 5) (Note 6) Pi_6 Port Pi6 register 0 : "L" level 1 : "H" level (Note 6) Pi_7 Port Pi7 register 0 : "L" level 1 : "H" level (Note 6) Note 1: Data is input and output to and from each pin by reading and writing to and from each corresponding bit. Note 2: In memory expansion and microprocessor mode, the contents of corresponding port direction register of pins A0 to A22, A23, D0 to D15, MA0 to MA12, CS0 to CS3, WRL/WR/CASL, WRH/BHE/CASH, RD/DW, BCLK/ALE/CLKOUT, HLDA/ALE, HOLD, ALE/RAS, and RDY are not changed. Note 3: Port 11 to 15 direction registers exist in 144-pin version. Note 4: Port P70 and P71 output high impedance because of N-channel open drain output. Note 5: Port P85 is read only (There is not W). Note 6: Nothing is assigned in bit7 to bit5 of port P11 and bit7 of port P14. When write, set to "0". When read, its content is indeterminate. Figure 1.29.6. Port register 316 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port Function select register A0 b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address When reset PS0 03B016 0016 Bit symbol Bit name PS0_0 Port P60 function select bit PS0_1 Port P61 function 0 : I/O port 1 : UART0 output (CLK0 output) select bit PS0_2 Port P62 function 0 : I/O port 1 : Function that was selected in bit2 of select bit function select register B0 PS0_3 Port P63 function 0 : I/O port select bit 1 : UART0 output (TXD0/SDA0) PS0_4 Port P64 function 0 : I/O port 1 : Function that was selected in bit4 of select bit function select register B0 PS0_5 Port P65 function 0 : I/O port select bit 1 : UART1 output (CLK1 output) PS0_6 Port P66 function 0 : I/O port 1 : Function that was selected in bit6 of select bit function select register B0 PS0_7 Port P67 function 0 : I/O port select bit 1 : UART1 output (TXD1/SDA1) Function R W 0 : I/O port 1 : UART0 output (RTS0) Function select register A1 b7 b6 b5 b4 b3 b2 b1 b0 Symbol PS1 Bit symbol PS1_0 PS1_1 PS1_2 PS1_3 PS1_4 PS1_5 PS1_6 PS1_7 Address 03B116 Bit name When reset 0016 Function R W Port P70 function 0 : I/O port 1 : Function that was selected in bit0 of select bit function select register B1 0 : I/O port Port P71 function 1 : Function that was selected in bit1 of select bit function select register B1 0 : I/O port Port P72 function 1 : Function that was selected in bit2 of select bit function select register B1 Port P73 function 0 : I/O port 1 : Function that was selected in bit3 of select bit function select register B1 0 : I/O port Port P74 function 1 : Function that was selected in bit4 of select bit function select register B1 0 : I/O port Port P75 function 1 : Function that was selected in bit5 of select bit function select register B1 0 : I/O port Port P76 function 1 : Function that was selected in bit6 of select bit function select register B1 Port P77 function 0 : I/O port 1 : Intelligent I/O group 0 output select bit (OUTC01/ISCLK0) Figure 1.29.7. Function select register A (1) 317 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port Function select register A2 b7 b6 b5 0 0 b4 b3 b2 b1 b0 0 0 Symbol PS2 Address 03B416 When reset 00X000002 Bit symbol Bit name PS2_0 Port P80 function select bit PS2_1 Port P81 function select bit PS2_2 Port P82 function select bit 0 : I/O port 1 : Function that was selected in bit0 of function select register B2 0 : I/O port 1 : Function that was selected in bit1 of function select register B2 0 : I/O port 1 : Function that was selected in bit2 of function select register B2 Reserve bit Must always be "0". Function R W Noting is assigned. When write, set to "0". When read, their contents are indeterminate. Reserve bit Must always be "0". Function select register A3 (Note) b7 b6 b5 b4 b3 b2 b1 b0 Symbol PS3 Bit symbol Address 03B516 Bit Name When reset 0016 Function PS3_0 Port P90 function select bit 0 : I/O port 1 : UART3 output (CLK3) PS3_1 Port P91 function select bit PS3_2 Port P92 function select bit 0 : I/O port 1 : Function that was selected in bit1 of function select register B3 0 : I/O port 1 : Function that was selected in bit2 of function select register B3 PS3_3 Port P93 function select bit 0 : I/O port 1 : UART3 output (RTS3) PS3_4 Port P94 function select bit 0 : I/O port 1 : UART4 output (RTS4) PS3_5 Port P95 function select bit 0 : I/O port 1 : UART4 output (CLK4) PS3_6 Port P96 function select bit 0 : I/O port 1 : UART4 output (TXD4/SDA4) PS3_7 Port P97 function select bit 0 : I/O port 1 : Function that was selected in bit7 of function select register B3 Note :Set bit 2 of protect register (address 000A16) to "1" before rewriting to this register. Figure 1.29.8. Function select register A (2) 318 R W n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port Function select register A5 b7 b6 b5 b4 b3 b2 b1 b0 0 (Note) Symbol PS5 Address 03B916 Bit symbol PS5_0 PS5_1 When reset XXX0 00002 Bit name Function R W Port P110 function 0 : I/O port 1 : Intelligent I/O group 1 output select bit (OUTC10/ ISTXD1/BE1OUT) 0 : I/O port Port P111 function 1 : Intelligent I/O group 1 output select bit (OUTC11/ ISCLK1) PS5_2 Port P112 function 0 : I/O port select bit 1 : Intelligent I/O group 1 output (OUTC12) PS5_3 Port P113 function 0 : I/O port select bit 1 : Intelligent I/O group 1 output (OUTC13) Reserve bit Must always be "0". Noting is assigned. When write, set to "0". When read, their contents are indeterminate. Note: This register exists in 144-pin version. Function select register A6 b7 b6 b5 b4 b3 b2 b1 b0 (Note) Symbol PS6 Bit symbol Address 03BC16 Bit name When reset 0016 Function PS6_0 Port P120 function 0 : I/O port 1 : Intelligent I/O group 3 output (OUTC30) select bit PS6_1 Port P121 function 0 : I/O port 1 : Intelligent I/O group 3 output (OUTC31) select bit PS6_2 Port P122 function 0 : I/O port select bit 1 : Intelligent I/O group 3 output (OUTC32) PS6_3 Port P123 function 0 : I/O port 1 : Intelligent I/O group 3 output (OUTC33) select bit PS6_4 Port P124 function 0 : I/O port 1 : Intelligent I/O group 3 output (OUTC34) select bit PS6_5 Port P125 function 0 : I/O port 1 : Intelligent I/O group 3 output (OUTC35) select bit PS6_6 Port P126 function 0 : I/O port 1 : Intelligent I/O group 3 output (OUTC36) select bit PS6_7 Port P127 function 0 : I/O port 1 : Intelligent I/O group 3 output (OUTC37) select bit R W Note: This register exists in 144-pin version. Figure 1.29.9. Function select register A (3) 319 n r de me Un elop v de t Rev.B2 for proof reading Function select register A7 b6 b5 b4 b3 M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port b7 Mitsubishi Microcomputers b2 b1 b0 (Note) Symbol PS7 Address 03BD16 Bit symbol When reset 0016 Bit name Function PS7_0 Port P130 function 0 : I/O port select bit 1 : Intelligent I/O group 2 output (OUTC24) PS7_1 Port P131 function 0 : I/O port select bit 1 : Intelligent I/O group 2 output (OUTC25) PS7_2 Port P132 function 0 : I/O port select bit 1 : Intelligent I/O group 2 output (OUTC26) PS7_3 Port P133 function 0 : I/O port select bit 1 : Intelligent I/O group 2 output (OUTC23) PS7_4 Port P134 function 0 : I/O port 1 : Intelligent I/O group 2 output select bit (OUTC20/ISTXD2/IEOUT) PS7_5 Port P135 function 0 : I/O port select bit 1 : Intelligent I/O group 2 output (OUTC22) PS7_6 Port P136 function 0 : I/O port 1 : Intelligent I/O group 2 output select bit (OUTC21/ISCLK2) PS7_7 Port P137 function 0 : I/O port select bit 1 : Intelligent I/O group 2 output (OUTC27) R W Note: This register exists in 144-pin version. Function select register A8 b7 b6 b5 b4 0 0 0 b3 b2 b1 b0 (Note) Symbol PS8 Address 03A016 When reset X00000002 Bit symbol Bit name PS8_0 Port P140 function select bit 0 : I/O port 1 : Intelligent I/O group 1 output (OUTC14) PS8_1 Port P141 function select bit 0 : I/O port 1 : Intelligent I/O group 1 output (OUTC15) PS8_2 Port P142 function select bit 0 : I/O port 1 : Intelligent I/O group 1 output (OUTC16) PS8_3 Port P143 function select bit 0 : I/O port 1 : Intelligent I/O group 1 output (OUTC17) Reserve bit Function Must always be "0". Noting is assigned. When write, set to "0". When read, their contents are indeterminate. Note: This register exists in 144-pin version. Figure 1.29.10. Function select register A (4) 320 R W n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port Function select register A9 b7 b6 0 0 b5 b4 b3 b2 0 0 b1 b0 (Note) Symbol PS9 Bit symbol PS9_0 PS9_1 Address 03A116 When reset 0016 Bit name Function R W Port P150 function 0 : I/O port 1 : Intelligent I/O group 0 output select bit (OUTC00/ ISTXD0/BE0OUT) Port P151 function 0 : I/O port 1 : Intelligent I/O group 0 output select bit (OUTC01/ ISCLK0) Reserve bit Must always be "0". PS9_4 Port P154 function 0 : I/O port select bit 1 : Intelligent I/O group 0 output (OUTC04) PS9_5 Port P155 function 0 : I/O port select bit 1 : Intelligent I/O group 0 output (OUTC05) Reserve bit Must always be "0". Note: This register exists in 144-pin version. Figure 1.29.11. Function select register A (5) 321 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port Function select register B0 b7 b6 0 b5 b4 0 b3 b2 0 b1 b0 0 0 Symbol PSL0 Address 03B216 Bit symbol PSL0_2 Bit name Must always be "0". Port P62 peripheral function select bit 0 : UART0 output (SCL0) 1 : UART0 output (STXD0) Port P64 peripheral function select bit Reserve bit PSL0_6 Function Reserve bit Reserve bit PSL0_4 When reset 0016 Port P66 peripheral function select bit Reserve bit R W Must always be "0". 0 : UART1 output (RTS1) 1 : Intelligent I/O group 2 output (OUTC21/ISCLK2) Must always be "0". 0 : UART1 output (SCL1) 1 : UART1 output (STXD1) Must always be "0". Function select register B1 b7 0 b6 b5 b4 b3 b2 b1 b0 Symbol PSL1 Bit symbol PSL1_0 PSL1_1 PSL1_2 PSL1_3 PSL1_4 Address 03B316 Bit name Function Port P70 peripheral 0 : Function that was selected in bit0 of function select register C function select bit 1 : Timer output (TA0OUT) Port P71 peripheral 0 : Function that was selected in bit1 of function select register C function select bit 1 : UART2 output (STXD2) Port P72 peripheral 0 : Function that was selected in bit2 of function select register C function select bit 1 : Timer output (TA1OUT) Port P73 peripheral 0 : Function that was selected in bit3 of function select register C function select bit 1 : Three-phase PWM output (V) Port P74 peripheral 0 : Function that was selected in bit4 of function select register C function select bit 1 : Three-phase PWM output (W) PSL1_5 Port P75 peripheral 0 : Three-phase PWM output (W) function select bit 1 : Intelligent I/O group 1 output (OUTC12) PSL1_6 Port P76 peripheral 0 : Function that was selected in bit6 of function select register C function select bit 1 : Timer output (TA3OUT) Reserve bit Figure 1.29.12. Function select register B (1) 322 When reset 0016 Must always be "0". R W n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port Function select register B2 b7 b6 b5 0 0 b4 b3 0 0 b2 b1 b0 Symbol PSL2 Address 03B616 Bit symbol Bit name When reset 00X000002 Function PSL2_0 Port P80 peripheral 0 : Timer output (TA4OUT) function select bit 1 : Three-phase PWM output (U) PSL2_1 Port P81 peripheral 0 : Three-phase PWM output (U) 1 : Intelligent I/O group 3 output function select bit (OUTC30) PSL2_2 Port P82 peripheral 0 : Intelligent I/O group 3 output (OUTC32) function select bit 1 : CAN output (CANOUT) Reserve bit R W Must always be "0". Noting is assigned. When write, set to "0". When read, their contents are indeterminate. Reserve bit Must always be "0". Function select register B3 b7 b6 b5 b4 b3 b2 b1 b0 0 Symbol PSL3 Bit symbol Address 03B716 Bit name Reserve bit PSL3_1 PSL3_2 PSL3_3 PSL3_4 PSL3_5 When reset 0016 Function R W Must always be "0". Port P91 peripheral 0 : UART3 output (SCL3) function select bit 1 : UART3 output (STXD3) 0 : UART3 output (TXD3/SDA3) Port P92 peripheral 1 : Intelligent I/O group 2 output function select bit (OUTC20/IEOUT) Port P93 peripheral 0 : Input peripheral function enabled (Note) (Expect DA0 output) function select bit 1 : Input peripheral function disabled (DA0 output) Port P94 peripheral 0 : Input peripheral function enabled (Note) (Expect DA1 output) function select bit 1 : Input peripheral function disabled (DA1 output) 0 : Input peripheral function enabled Port P95 peripheral (Expect ANEX0 output) (Note) function select bit 1 : Input peripheral function disabled (ANEX0 output) PSL3_6 Port P96 peripheral 0 : Input peripheral function enabled (Note) (Expect ANEX1 output) function select bit 1 : Input peripheral function disabled (ANEX1 output) PSL3_7 Port P97 peripheral 0 : UART4 output (SCL4) function select bit 1 : UART4 output (STXD4) Note: Although DA0, DA1, ANEX0 and ANEX1 can be used when "0" is set in these bits, the power supply may be increased. Figure 1.29.13. Function select register B (2) 323 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port Function select register C b7 b6 b5 b4 b3 b2 b1 b0 Symbol PSC Bit symbol Address 03AF16 Bit name When reset 00X000002 Function R W PSC_0 Port P70 peripheral 0 : UART2 output (TXD2/SDA2) 1 : Intelligent I/O group 2 output function select bit (OUTC20/ ISTXD2/IEOUT) PSC_1 Port P71 peripheral 0 : UART2 output (SCL2) function select bit 1 : Intelligent I/O group 2 output (OUTC22) PSC_2 Port P72 peripheral 0 : UART2 output (CLK2) function select bit 1 : Three-phase PWM output (V) PSC_3 PSC_4 Port P73 peripheral 0 : UART2 output (RTS2) 1 : Intelligent I/O group 1 output function select bit (OUTC10/ ISTXD1/BE1OUT) Port P74 peripheral 0 : Timer output (TA2OUT) 1 : Intelligent I/O group 1 output function select bit (OUTC11/ ISCLK1) Noting is assigned. When write, set to "0". When read, its content is indeterminate. PSC_6 Port P76 peripheral 0 : Intelligent I/O group 0 output (OUTC00/ISTXD0/BE0OUT) function select bit 1 : CAN output (CANOUT) PSC_7 Key input interrupt 0 : Enabled disable bit 1 : Disabled (Note) Note: Although DA0, DA1, ANEX0 and ANEX1 can be used when "0" is set in this bit, the power supply may be increased. Figure 1.29.14. Function select register C 324 n r de me Un elop v de t Rev.B2 for proof reading Pull-up control register 0 b6 b5 b4 b3 b2 M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port b7 Mitsubishi Microcomputers b1 b0 (Note) Symbol Address When reset PUR0 03F016 000000002 Bit symbol Bit name Function PU00 P00 to P03 pull-up 0 : Not pulled high 1 : Pulled high PU01 P04 to P07 pull-up 0 : Not pulled high 1 : Pulled high PU02 P10 to P13 pull-up 0 : Not pulled high 1 : Pulled high PU03 P14 to P17 pull-up 0 : Not pulled high 1 : Pulled high PU04 P20 to P23 pull-up 0 : Not pulled high 1 : Pulled high PU05 P24 to P27 pull-up 0 : Not pulled high 1 : Pulled high PU06 P30 to P33 pull-up 0 : Not pulled high 1 : Pulled high PU07 P34 to P37 pull-up 0 : Not pulled high 1 : Pulled high R W Note: Since P0 to P5 operate as the bus in memory expansion mode and microprocessor mode, do not set the pull-up control register. However, it is possible to select pull-up resistance presence to the usable port as I/O port by setting. Pull-up control register 1 b7 b6 b5 b4 b3 b2 b1 b0 (Note) Symbol PUR1 Bit symbol Address 03F116 Bit name When reset XXXX00002 Function PU10 P40 to P43 pull-up 0 : Not pulled high 1 : Pulled high PU11 P44 to P47 pull-up 0 : Not pulled high 1 : Pulled high PU12 P50 to P53 pull-up 0 : Not pulled high 1 : Pulled high PU13 P54 to P57 pull-up 0 : Not pulled high 1 : Pulled high R W Noting is assigned. When write, set to "0". When read, their contents are indeterminate. Note: Since P0 to P5 operate as the bus in memory expansion mode and microprocessor mode, do not set the pull-up control register. However, it is possible to select pull-up resistance presence to the usable port as I/O port by setting. Figure 1.29.15. Pull-up control register (1) 325 n r de me Un elop v de t Rev.B2 for proof reading Pull-up control register 2 b6 b5 b4 b3 b2 M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port b7 Mitsubishi Microcomputers b1 b0 (Note 1) Symbol Address PUR2 03DA16 Bit symbol Bit name When reset 000000002 Function PU20 P60 to P63 pull-up 0 : Not pulled high 1 : Pulled high PU21 P64 to P67 pull-up 0 : Not pulled high 1 : Pulled high PU22 P70 to P73 pull-up 0 : Not pulled high 1 : Pulled high PU23 P74 to P77 pull-up 0 : Not pulled high 1 : Pulled high PU24 P80 to P83 pull-up 0 : Not pulled high 1 : Pulled high PU25 P84 to P87 pull-up 0 : Not pulled high 1 : Pulled high PU26 P90 to P93 pull-up 0 : Not pulled high 1 : Pulled high PU27 P94 to P97 pull-up 0 : Not pulled high 1 : Pulled high R W (Note 2) (Note 3) Note 1: Since P70 and P71 are N-channel open drain ports, pull-up is not available for them. Note 2: Except port P85. <144-pin version> Pull-up control register 3 b7 b6 b5 b4 b3 b2 b1 b0 Symbol PUR3 Bit symbol Bit name When reset 000000002 Function PU30 P100 to P103 pull-up 0 : Not pulled high 1 : Pulled high PU31 P104 to P107 pull-up 0 : Not pulled high 1 : Pulled high PU32 P110 to P113 pull-up 0 : Not pulled high 1 : Pulled high PU33 P114 pull-up 0 : Not pulled high 1 : Pulled high PU34 P120 to P123 pull-up 0 : Not pulled high 1 : Pulled high PU35 P124 to P127 pull-up 0 : Not pulled high 1 : Pulled high PU36 P130 to P133 pull-up 0 : Not pulled high 1 : Pulled high PU37 P134 to P137 pull-up 0 : Not pulled high 1 : Pulled high Figure 1.29.16. Pull-up control register (2) 326 Address 03DB16 R W n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port <100-pin version> Pull-up control register 3 b7 b6 0 0 b5 b4 b3 b2 b1 b0 0 0 0 0 Symbol PUR3 Address 03DB16 Bit symbol Bit name b6 b5 b4 b3 b2 b1 b0 Function PU30 P100 to P103 pull-up 0 : Not pulled high 1 : Pulled high PU31 P104 to P107 pull-up 0 : Not pulled high 1 : Pulled high Reserve bit Must always be "0". Pull-up control register 4 b7 When reset 0016 R W (Note) Symbol PUR4 Bit symbol Address 03DC16 When reset XXXX00002 Bit name Function PU40 P140 to P143 pull-up 0 : Not pulled high 1 : Pulled high PU41 P144 to P146 pull-up 0 : Not pulled high 1 : Pulled high PU42 P150 to P153 pull-up 0 : Not pulled high 1 : Pulled high PU43 P154 to P157 pull-up 0 : Not pulled high 1 : Pulled high R W Noting is assigned. When write, set to "0". When read, their contents are indeterminate. Note: This register exists in 144-pin version.. Figure 1.29.17. Pull-up control register (3) 327 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port Port control register b7 b6 b5 b4 b3 b2 b1 b0 (Note 1) Symbol PCR Address 03FF16 Bit symbol PCR0 When reset XXXXXXX02 Bit name Port P1 control register Function R W 0 : Function as common CMOS port 1 : Function as N-ch open drain port (Note 2) Noting is assigned. When write, set to "0". When read, their contents are indeterminate. Note 1: Since P1 operates as the data bus in memory expansion mode and microprocessor mode, do not set the port control register. However, it is possible to select CMOS port or N-channel open drain pin to the usable port as I/O port by setting. Note 2: This function is designed to permanently turn OFF the Pch of the CMOS port. It dose not make port P1 a full open drain. Therefore, the absolute maximum input voltage rating is [-3 to VCC + 3.0V]. Input function select register b7 b0 Symbol IPS Bit symbol Address 017816 When reset 00000X002 Bit name Function Group 0 input pin select bit 0 Assigns functions of INPC00, INPC01 /ISCLK0 and INPC02/ISRxD0/BE0IN to the following ports. 0 : P76, P77, P80 1 : P150, P151, P152 IPS1 Group 1 input pin select bit 1 Assigns functions of INPC11/ISCLK1 and INPC12/ISRxD1/BE1IN to the following ports. 0 : P74, P75 1 : P111, P112 IPS2 P15 input peripheral function select bit 0 : Input peripheral function is enabled 1 : Input peripheral function is disabled (Note) IPS3 CANIN function pin select bit 0 : P77 1 : P83 IPS0 b5 b4 IPS4 ISRxD2/IEIN function pin select bit IPS5 IPS6 0 0 1 1 0 1 0 1 : P71 : P91 : P135 : Must not be set ISCLK2 function pin select bit 0 : P64 1 : P136 Reserve bit Must always be "0". Note: Although AD input pin can be used when "0" is set in this bit, the power supply may be increased. Figure 1.29.18. Port control register and input function select register 328 R W n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port Table 1.29.1. Example connection of unused pins in single-chip mode Pin name Connection Ports P0 to P15 (excluding P85) After setting for input mode, connect every pin to VSS via a resistance (Note 1) (pull-down); or after setting for output mode, leave these pins open. XOUT (Note 2) Open NMI Connect via resistance to VCC (pull-up) AVCC Connect to VCC AVSS, VREF, BYTE Connect to VSS Note 1: Ports P11 to P15 exist in 144-pin version. Note 2: With external clock input to XIN pin. Table 1.29.2. Example connection of unused pins in memory expansion mode and microprocessor mode Pin name Connection Ports P6 to P15 (excluding P85) After setting for input mode, connect every pin to VSS via a resistance (pull-down); or after setting for output mode, leave these pins open. (Note 1) Open BHE, ALE, HLDA, XOUT(Note 2), BCLK HOLD, RDY, NMI Connect via resistance to VCC (pull-up) AVCC Connect to VCC AVSS, VREF Connect to VSS Note 1: Ports P11 to P15 exist in 144-pin version. Note 2: With external clock input to XIN pin. Microcomputer Microcomputer Port P0 to P15 (except for P85) Port P6 to P15 (except for P85) (Note) (Input mode) * * * (Input mode) (Output mode) (Input mode) * * * (Input mode) * * * Open (Output mode) Open NMI BHE HLDA ALE XOUT BCLK NMI XOUT VCC AVCC BYTE * * * Open Open VCC HOLD RDY AVSS VREF VSS In single-chip mode AVCC AVSS VREF VSS In memory expansion mode or in microprocessor mode Note : Ports P11 to P15 exist in 144-pin version. Figure 1.29.19. Example connection of unused pins 329 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port Table 1.29.3. Port P6 output control PS0 register PSL0 register Bit 0 0: P60 Must set to "0" ________ 1: UART0 output (RTS0)(Note) Bit 1 0: P61 Must set to "0" 1: UART0 output (CLK0)(Note) Bit 2 0: P62 0: UART0 output (SCL0) 1: Selected by PSL0 register 1: UART0 output (STxD0) Bit 3 0: P63 Must set to "0" 1: UART0 output (TxD0/SDA0)(Note) ________ Bit 4 0: P64 0: UART1 output (RTS1) 1: Selected by PSL0 register 1: Intelligent I/O group 2 (OUTC21/ISCLK2) Bit 5 0: P65 Must set to "0" 1: UART1 output (CLK1)(Note) Bit 6 0: P66 0: UART1 output (SCL1) 1: Selected by PSL0 register 1: UART1 output (STxD1) Bit 7 0: P67 Must set to "0" 1: UART1 output (TxD1/SDA1)(Note) PS0 register: Function select register A0 PSL0 register: Function select register B0 Note : Select "0" in corresponding bit of PSL0 register. Table 1.29.4. Port P7 output control PS1 register Bit 0 0: P70 1: Selected by PSL1 register PSL1 register 0: Selected by PSC register 1: TImer output (TA0OUT)(Note 1) PSC register 0: UART2 output (TxD2/SDA2) 1: Intelligent I/O group 2 (OUTC20/ISTxD2/IEOUT) Bit 1 0: P71 1: Selected by PSL1 register 0: Selected by PSC register 1: UART2 output (STxD2)(Note 1) 0: UART2 output (SCL2) 1: Intelligent I/O group 2 (OUTC22) Bit 2 0: P72 1: Selected by PSL1 register Bit 3 0: P73 1: Selected by PSL1 register 0: Selected by PSC register 1: TImer output (TA1OUT)(Note 1) 0: Selected by PSC register __ 1: Three-phase PWM output (V)(Note 1) 0: UART2 output (CLK2) 1: Three-phase PWM output (V) _______ 0: UART2 output (RTS2) 1: Intelligent I/O group 1 (OUTC10/ISTxD1/BE1OUT) Bit 4 0: P74 1: Selected by PSL1 register 0: Selected by PSC register 1: Three-phase PWM output (W)(Note 1) 0: TImer output (TA2OUT) 1: Intelligent I/O group 1 (OUTC11/ISCLK1) Bit 5 0: P75 1: Selected by PSL1 register 0: Three-phase PWM output (W)(Note 1) 1: Intelligent I/O group 1 (OUTC12) Must set to "0" Bit 6 0: P76 0: Selected by PSC register 0: Intelligent I/O group 0 (OUTC00/ISTxD0/BE0OUT) 1: CAN output (CANOUT) ___ 1: Selected by PSL1 register Bit 7 0: P77 1: Intelligent I/O group 0 (OUTC01/ISCLK0) 1: TImer output (TA3OUT) Must set to "0" PS1 register: Function select register A1 PSL1 register: Function select register B1 PSC register: Function select register C Note 1: Select "0" in corresponding bit of PSC register. Note 2: Select "0" in corresponding bit of PSL1 register. 330 0: Key input interrupt signal enabled 1: Key input interrupt signal disabled n r de me Un elop v de t Rev.B2 for proof reading Programmable I/O Port Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Table 1.29.5. Port P8 output control PS2 register PSL2 register Bit 0 0: P80 0: Timer output (TA4OUT) 1: Selected by PSL2 register 1: Three-phase PWM output (U) ____ 0: Three-phase PWM output (U) Bit 1 0: P81 1: Selected by PSL2 register 1: Intelligent I/O group 3(OUTC30) Bit 2 0: P82 0: Intelligent I/O group 3(OUTC32) 1: Selected by PSL2 register 1: CAN output (CANOUT) Bit 3 to 7 Must set to "0" PS2 register: Function select register A2 PSL2 register: Function select register B2 Table 1.29.6. Port P9 output control PS3 register PSL3 register Bit 0 0: P90 Must set to "0" 1: UART3 output (CLK3)(Note) Bit 1 0: P91 0: UART3 output (SCL3) 1: Selected by PSL3 register 1: UART3 output (STxD3) Bit 2 0: P92 0: UART3 output (TxD3/SDA3) 1: Selected by PSL3 register 1: Intelligent I/O group 2 (OUTC20/IEOUT) Bit 3 0: P93 0: Except DA0 output ________ 1: UART3 output (RTS3)(Note) 1: DA0 output Bit 4 0: P94 0: Except DA1 output ________ 1: UART4 output (RTS4)(Note) 1: DA1 output Bit 5 0: P95 0: Except ANEX0 1: UART4 output (CLK4)(Note) 1: ANEX0 Bit 6 0: P96 0: Except ANEX1 1: UART4 output (TxD4/SDA4)(Note) 1: ANEX1 Bit 7 0: P97 0: UART4 output (SCL4) 1: Selected by PSL3 register 1: UART4 output (STxD4) PS3 register: Function select register A3 PSL3 register: Function select register B3 Note : Select "0" in corresponding bit of PSL3 register. Table 1.29.7. Port P11 output control PS5 register Bit 0 0: P110 1: Intelligent I/O group 1(OUTC10/ISTxD1/BE1OUT) Bit 1 0: P111 1: Intelligent I/O group 1(OUTC11/ISCLK1) Bit 2 0: P112 1: Intelligent I/O group 1(OUTC12) Bit 3 0: P113 1: Intelligent I/O group 1(OUTC13) Bit 4 to 7 Must set to "0" PS5 register: Function select register A5 331 n r de me Un elop v de t Rev.B2 for proof reading Programmable I/O Port Table 1.29.8. Port P12 output control PS6 register Bit 0 0: P120 1: Intelligent I/O group 3(OUTC30) Bit 1 0: P121 1: Intelligent I/O group 3(OUTC31) Bit 2 0: P122 1: Intelligent I/O group 3(OUTC32) Bit 3 0: P123 1: Intelligent I/O group 3(OUTC33) Bit 4 0: P124 1: Intelligent I/O group 3(OUTC34) Bit 5 0: P125 1: Intelligent I/O group 3(OUTC35) Bit 6 0: P126 1: Intelligent I/O group 3(OUTC36) Bit 7 0: P127 1: Intelligent I/O group 3(OUTC37) PS6 register: Function select register A6 Table 1.29.9. Port P13 output control PS7 register Bit 0 0: P130 1: Intelligent I/O group 2(OUTC24) Bit 1 0: P131 1: Intelligent I/O group 2(OUTC25) Bit 2 0: P132 1: Intelligent I/O group 2(OUTC26) Bit 3 0: P133 1: Intelligent I/O group 2(OUTC23) Bit 4 0: P134 1: Intelligent I/O group 2(OUTC20/ISTxD2/IEOUT) Bit 5 0: P135 1: Intelligent I/O group 2(OUTC22) Bit 6 0: P136 1: Intelligent I/O group 2(OUTC21/ISCLK2) Bit 7 0: P137 1: Intelligent I/O group 2(OUTC27) PS7 register: Function select register A7 Table 1.29.10. Port P14 output control PS8 register Bit 0 0: P140 1: Intelligent I/O group 1(OUTC14) Bit 1 0: P141 1: Intelligent I/O group 1(OUTC15) Bit 2 0: P142 1: Intelligent I/O group 1(OUTC16) Bit 3 0: P143 1: Intelligent I/O group 1(OUTC17) Bit 4 to 7 Must set to "0" PS8 register: Function select register A8 332 Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER n r de me Un elop v de t Rev.B2 for proof reading Programmable I/O Port Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Table 1.29.11. Port P15 output control PS9 register Bit 0 0: P150 1: Intelligent I/O group 0 (OUTC00/ISTxD0/BEOUT) Bit 1 0: P151 1: Intelligent I/O group 0 (OUTC01/ISCLK0) Bit 2 to 3 Must set to "0" Bit 4 0: P154 1: Intelligent I/O group 0 (OUTC04) Bit 5 0: P155 1: Intelligent I/O group 0 (OUTC05) Bit 6 to 7 Must set to "0" PS9 register: Function select register A9 333 nt r de me Un elop v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER VDC VDC When power-supply voltage is 3.3V or under, set the internal VDC (Voltage Down Converter) unused. Follow the steps given below to disable the VDC. (1) Set bit 3 of the protect register to "1". (2) Set the VDC control register 0 to "0F16". (3) Set the VDC control register 0 to "8F16". (4) Set bit 3 of the protect register to "0". These steps must be performed after reset as immediately as possible with divide-by-8 clock. When the VDC select bit has been set to "112" once, do not set any other values. Figure 1.30.1 shows the VDC control register 0. VDC control register 0 b7 b6 b5 b4 b3 b2 b1 b0 (Note 1) Symbol VDC0 Bit symbol Address 001B16 When reset 0016 Bit name Function b1b0 VDC00 1 1: VDC unused VDC select bit Do not set any values other than "11". VDC01 b3 b2 1 1: VDC reference voltage Off VDC02 VDC03 VDC reference voltage select bit Do not set any values other than "11". VDC04 VDC05 Must set to "0" Reserved bit VDC06 VDC07 VDC enable bit (Note 2) 0: VDC Off 1: VDC On Note 1: Set bit 3 of the protect register (address 000A16) to "1" before rewriting this register. Rewriting this register should be performed only when the VDC is to be off. Note 2: This bit enables the setting of bit 0 to bit 3. Set bit 7 to "0" first, and then write values to bit 0 to bit 3. After that, write "1" to bit 7. The state changes at the time "1" is written to bit 7. Figure 1.30.1. VDC control register 334 R W nt r de pme n U elo v de Rev.B2 for proof reading Usage precaution Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Usage Precaution Timer A (timer mode) (1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register while reloading gets "FFFF16". Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value. Timer A (event counter mode) (1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register while reloading gets "FFFF16" by underflow or "000016" by overflow. Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value. (2) When stop counting in free run type, set timer again. (3) In the case of using as "Free-Run type", the timer register contents may be unknown when counting begins. If the timer register is set before counting has started, then the starting value will be unknown. * In the case where the up/down count will not be changed. Enable the "Reload" function and write to the timer register before counting begins. Rewrite the value to the timer register immediately after counting has started. If counting up, rewrite "000016" to the timer register. If counting down, rewrite "FFFF16" to the timer register. This will cause the same operation as "Free-Run type" mode. * In the case where the up/down count has changed. First set to "Reload type" operation. Once the first counting pulse has occurred, the timer may be changed to "Free-Run type". Timer A (one-shot timer mode) (1) Setting the count start flag to "0" while a count is in progress causes as follows: * The counter stops counting and a content of reload register is reloaded. * The TAiOUT pin outputs "L" level. * The interrupt request generated and the timer Ai interrupt request bit goes to "1". (2) The output from the one-shot timer synchronizes with the count source generated internally. Therefore, when an external trigger has been selected, a delay of one cycle of count source as maximum occurs between the trigger input to the TAiIN pin and the one-shot timer output. (3) The timer Ai interrupt request bit goes to "1" if the timer's operation mode is set using any of the following procedures: * Selecting one-shot timer mode after reset. * Changing operation mode from timer mode to one-shot timer mode. * Changing operation mode from event counter mode to one-shot timer mode. Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made. (4) If a trigger occurs while a count is in progress, after the counter performs one down count following the reoccurrence of a trigger, the reload register contents are reloaded, and the count continues. To generate a trigger while a count is in progress, generate the second trigger after an elapse longer than one cycle of the timer's count source after the previous trigger occurred. 335 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Usage precaution Timer A (pulse width modulation mode) (1) The timer Ai interrupt request bit becomes "1" if setting operation mode of the timer in compliance with any of the following procedures: * Selecting PWM mode after reset. * Changing operation mode from timer mode to PWM mode. * Changing operation mode from event counter mode to PWM mode. Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made. (2) Setting the count start flag to "0" while PWM pulses are being output causes the counter to stop counting. If the TAiOUT pin is outputting an "H" level in this instance, the output level goes to "L", and the timer Ai interrupt request bit goes to "1". If the TAiOUT pin is outputting an "L" level in this instance, the level does not change, and the timer Ai interrupt request bit does not becomes "1". Timer B (timer mode, event counter mode) (1) Reading the timer Bi register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Bi register while reloading gets "FFFF16". Reading the timer Bi register after setting a value in the timer Bi register with a count halted but before the counter starts counting gets a proper value. Timer B (pulse period/pulse width measurement mode) (1) If changing the measurement mode select bit is set after a count is started, the timer Bi interrupt request bit goes to "1". (2) When the first effective edge is input after a count is started, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated. (3) The value of the counter is indeterminate at the beginning of a count. Therefore, the timer Bi overflow flag may go to "1" and timer Bi interrupt request may be generated during the interval between a count start and an effective edge input. Stop Mode and Wait Mode ____________ (1) When returning from stop mode by hardware reset, RESET pin must be set to "L" level until main clock oscillation is stabilized. (2) When shifting to WAIT mode or STOP mode, the program stops after reading from the WAIT instruction and the instruction that sets all clock stop control bits to "1" in the instruction queue. Therefore, insert a minimum of 4 NOPs after the WAIT instruction and the instruction that sets all clock stop control bits to "1" in order to flush the instruction queue. 336 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Usage precaution A-D Converter (1) Write to each bit (except bit 6) of A-D i (i=0,1) control register 0, to each bit of A-D i control register 1, and to each bit of A-D i control register 2 when A-D conversion is stopped (before a trigger occurs). In particular, when the Vref connection bit is changed from "0" to "1", start A-D conversion after an elapse of 1 s or longer. (2) When changing A-D operation mode, select analog input pin again. (3) Using one-shot mode or single sweep mode Read the correspondence A-D register after confirming A-D conversion is finished. (It is known by AD conversion interrupt request bit.) (4) Using repeat mode, repeat sweep mode 0 or repeat sweep mode 1 Use the undivided main clock as the internal CPU clock. (5) When f(XIN) is faster than 10 MHz, make the frequency 10 MHz or less by dividing. (6) Output impedance of sensor at A-D conversion (Reference value) To carry out A-D conversion properly, charging the internal capacitor C shown in Figure 1.31.1 has to be completed within a specified period of time T. Let output impedance of sensor equivalent circuit be R0, microcomputer's internal resistance be R, precision (error) of the A-D converter be X, and the AD converter's resolution be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode). Vc is generally VC = VIN {1 - e And when t = T, VC=VIN - - e t C (R0 + R) } X X VIN=VIN(1 - ) Y Y T C (R0 + R) = T =ln C (R0 +R) T -R X C * ln Y - Hence, R0 = - - X Y X Y With the model shown in Figure 1.31.1 as an example, when the difference between VIN and VC becomes 0.1LSB, we find impedance R0 when voltage between pins VC changes from 0 to VIN-(0.1/1024) VIN in time T. (0.1/1024) means that A-D precision drop due to insufficient capacitor charge is held to 0.1LSB at time of A-D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1LSB. When f(XIN) = 10 MHz, T = 0.3 s in the A-D conversion mode with sample & hold. Output impedance R0 for sufficiently charging capacitor C within time T is determined as follows. T = 0.3 s, R = 7.8 k, C = 3 pF, X = 0.1, and Y = 1024 . Hence, R0 = - 0.3 X 10-6 3.0 X 10 -12 * ln 0.1 - 7.8 X103 3.0 X 103 1024 337 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Usage precaution Thus, the allowable output impedance of the sensor circuit capable of thoroughly driving the A-D converter turns out to be approximately 3.0 k. Tables 1.31.1 and 1.31.2 show output impedance values based on the LSB values. Internal circuit of microprocessor Sensor-equivalent circuit R0 VIN R (7.8k ) C (3.0pF) VC Figure 1.31.1 A circuit equivalent to the A-D conversion terminal (7) After A-D conversion is complete, if the CPU reads the A-D register at the same time as the A-D conversion result is being saved to A-D register, wrong A-D conversion value is saved into the A-D register. This happens when the internal CPU clock is selected from divided main clock or sub-clock. * When using the one-shot or single sweep mode Confirm that A-D conversion is complete before reading the A-D register. (Note: When A-D conversion interrupt request bit is set, it shows that A-D conversion is completed.) * When using the repeat mode or repeat sweep mode 0 or 1 Use the undivided main clock as the internal CPU clock. Interrupts (1) Setting the stack pointer * The value of the stack pointer is initialized to 00000016 immediately after reset. Accepting an interrupt before setting a value in the stack pointer may cause runaway. Be sure to set a value in the stack pointer before accepting an interrupt. _______ When using the NMI interrupt, initialize the stack pointer at the beginning of a program. Regard_______ ing the first instruction immediately after reset, generating any interrupts including the NMI interrupt is prohibited. Set an even address to the stack pointer so that operating efficiency is increased. _______ (2) The NMI interrupt _______ * As for the NMI interrupt pin, an interrupt cannot be prohibited. Connect it to the VCC pin via a resistance (pulled-up) if unused. _______ * The NMI pin also serves as P8 5, which is exclusively input. Reading the contents of the P8 register allows reading the pin value. Use the reading of this pin only for establishing the pin level _______ at the time when the NMI interrupt is input. _______ * Signal of "L" level width more than 1 clock of CPU operation clock (BCLK) is necessary for NMI pin. 338 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Usage precaution Tables 1.31.1. Output impedance values based on the LSB values (10-bit mode) Reference value f(XIN) (MHz) Cycle (s) Sampling time (s) R (k) C (pF) Resolution (LSB) R0max (k) 10 0.1 0.3 (3 X cycle, Sample & hold bit is enabled) 7.8 3.0 10 0.1 0.2 (2 X cycle, Sample & hold bit is disabled) 7.8 3.0 0.1 0.3 0.5 0.7 0.9 1.1 1.3 1.5 1.7 1.9 0.3 0.5 0.7 0.9 1.1 1.3 1.5 1.7 1.9 3.0 4.5 5.3 5.9 6.4 6.8 7.2 7.5 7.8 8.1 0.4 0.9 1.3 1.7 2.0 2.2 2.4 2.6 2.8 Tables 1.31.2. Output impedance values based on the LSB values (8-bit mode) Reference value f(XIN) (MHz) 10 Cycle (s) Sampling time (s) R (k) C (pF) Resolution (LSB) R0max (k) 0.1 0.3 (3 X cycle, Sample & hold bit is enabled) 7.8 3.0 10 0.1 0.2 (2 X cycle, Sample & hold bit is disabled) 7.8 3.0 0.1 0.3 0.5 0.7 0.9 1.1 1.3 1.5 1.7 1.9 0.1 0.3 0.5 0.7 0.9 1.1 1.3 1.5 1.7 1.9 4.9 7.0 8.2 9.1 9.9 10.5 11.1 11.7 12.1 12.6 0.7 2.1 2.9 3.5 4.0 4.4 4.8 5.2 5.5 5.8 339 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Usage precaution (3) External interrupt * Edge sense Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to pins _______ _______ INT0 to INT5 regardless of the CPU operation clock. * Level sense Either an "L" level or an "H" level of 1 cycle of BCLK + at least 200 ns width is necessary for the _______ _______ signal input to pins INT0 to INT5 regardless of the CPU operation clock. (When XIN=30MHz and no division mode, at least 233 ns width is necessary.) _______ _______ * When the polarity of the INT0 to INT5 pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, set the interrupt request bit to "0". Figure 1.31.2 shows the ______ procedure for changing the INT interrupt generate factor. Set the interrupt priority level to level 0 (Disable INTi interrupt) Set the polarity select bit Clear the interrupt request bit to "0" Set the interrupt priority level to level 1 to 7 (Enable the accepting of INTi interrupt request) ______ Figure 1.31.2. Switching condition of INT interrupt request (4) Rewrite the interrupt control register * When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instructions. If this creates problems, use the below instructions to change the register. Instructions : AND, OR, BCLR, BSET DMAC (1) Do not clear the DMA request bit of the DMAi request cause select register. In M32C/83, when a DMA request is generated while the channel is disabled (Note), the DMA transfer is not executed and the DMA request bit is cleared automatically. Note :The DMA is disabled or the transfer count register is "0". (2) When DMA transfer is done by a software trigger, set DSR and DRQ of the DMAi request cause select register to "1" simultaneously using the OR instruction. e.g.) OR.B #0A0h, DMiSL ; DMiSL is DMAi request cause select register (3) When changing the DMAi request cause select bit of the DMAi request cause select register, set "1" to the DMA request bit, simultaneously. In this case, disable the corresponding DMA channel to disabled before changing the DMAi request cause select bit. To enable DMA at least 8+6xN cycles (N: enabled channel number) following the instruction to write to the DMAi request cause select register are needed. 340 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Usage precaution Example) When DMA request cause is changed to timer A0 and using DMA0 in single transfer after DMA initial setting push.w R0 ; Store R0 register stc DMD0, R0 ; Read DMA mode register 0 and.b #11111100b, R0L ; Clear DMA0 transfer mode select bit to "00" ldc R0, DMD0 ; DMA0 disabled mov.b #10000011b, DM0SL ; Select timer A0 ; (Write "1" to DMA request bit simultaneously) nop At least 8 + 6 x N cycles : (N: enabled channel number) ldc R0, DMD0 ; DMA0 enabled pop.w R0 ; Restore R0 register Noise (1) A bypass capacitor should be inserted between Vcc-Vss line for reducing noise and latch-up Connect a bypass capacitor (approx. 0.1F) between the Vcc and Vss pins using short wiring and thicker circuit traces. Precautions for using CLKOUT pin When using the Clock Output function of P53/CLKOUT pin (f8, f32 or fc output) in single chip mode, use port P57 as an input only port (port P57 direction register is "0"). Although port P57 may be set as an output port (port P57 direction register is "1"), it will become high impedance and will not output "H" or "L" levels. __________ HOLD signal __________ When using the HOLD input while P40 to P47 and P50 to P52 are set as output ports in single-chip mode, you must first set all pins for P40 to P47 and P50 to P52 as input ports, then shift to microprocessor mode or memory expansion mode. Reducing power consumption (1) When A-D conversion is not performed, select the Vref not connected with the Vref connect bit of A-D control register 1. When A-D conversion is performed, start the A-D conversion at least 1 s or longer after connecting Vref. (2) When using AN4 (P104) to AN7 (P107), select the input disable of the key input interrupt signal with the key input interrupt disable bit of the function select register C . When selecting the input disable of the key input interrupt signal, the key input interrupt cannot be used. Also, the port cannot be input even if the direction register of P104 to P107 is set to input (the input result becomes undefined). When the input disable of the key input interrupt signal is selected, use all AN4 to AN7 as A-D inputs. (3) When ANEX0 and ANEX1 are used, select the input peripheral function disable with port P95 and P96 input peripheral function select bit of the function select register B3. When the input peripheral function disable is selected, the port cannot be input even if the port direction register is set to input (the input result becomes undefined). Also, it is not possible to input a peripheral function except ANEX0 and ANEX1. 341 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Usage precaution (4) When D-A converter is not used, set output disabled with the D-A output enable bit of D-A control register and set the D-A register to "0016". (5) When D-A conversion is used, select the input peripheral function disabled with port P93 and P94 input peripheral function select bit of the function select register B3. When the input peripheral function disabled is selected, the port cannot be input even if the port direction register is set to input (the input result becomes undefined). Also, it is not possible to input a peripheral function. DRAM controller The DRAM self-refresh operates in stop mode, etc. When shifting to self-refresh, select DRAM is ignored by the DRAM space select bit. In the next instruction, simultaneously set the DRAM space select bit and self-refresh ON by self-refresh mode bit. Also, insert two NOPs after the instruction that sets the self-refresh mode bit to "1". Do not access external memory while operating in self-refresh. (All external memory space access is inhibited. ) When disabling self-refresh, simultaneously select DRAM is ignored by the DRAM space select bit and self-refresh OFF by self-refresh mode bit. In the next instruction, set the DRAM space select bit. Do not access the DRAM space immediately after setting the DRAM space select bit. Example) One wait is selected by the wait select bit and 4MB is selected by the DRAM space select bit Shifting to self-refresh *** mov.b #00000001b,DRAMCONT ;DRAM is ignored, one wait is selected mov.b #10001011b,DRAMCONT ;Set self-refresh, select 4MB and one wait nop ;Two nops are needed nop ; *** Disable self-refresh *** mov.b #00000001b,DRAMCONT mov.b nop nop *** #00001011b,DRAMCONT ;Disable self-refresh, DRAM ignored, one wait is ;selected ;Select 4MB and one wait ;Inhibit instruction to access DRAM area Setting the registers The registers shown in Table 1.31.3 include indeterminate bit when read. Set immidiate to these registers. Store the content of the frequently used register to RAM, change the content of RAM, then transfer to the register. 342 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Usage precaution Table 1.31.3 The object registers Register name Watchdog timer start register Group0 receive input register Group1 receive input register Group2 SI/O transmit buffer register UART4 bit rate generator UART4 transfer buffer register Timer A1-1 register Timer A2-1 register Timer A4-1 register Dead time timer Timer B2 interrupt occurrence frequency set counter UART3 bit rate generator UART3 transfer buffer register Symbol WDTS G0RI G1RI G2TB U4BRG U4TB TA11 TA21 TA41 DTT ICTB2 U3BRG U3TB UART2 bit rate generator U2BRG UART2 transfer buffer register U2TB Up-down flag UDF Timer A0 register (Note) TA0 Timer A1 register (Note) TA1 (Note) Timer A2 register TA2 (Note) Timer A3 register TA3 Timer A4 register (Note) TA4 UART0 bit rate generator U0BRG UART0 transfer buffer register U0TB UART1 bit rate generator U1BRG UART1 transfer buffer register U1TB A-D0 control register 2 ADCON2 Note: In one-shot timer mode and pulse width modulation mode. Address 000E16 00EC16 012C16 016D16, 016C16 02F916 02FB16, 02FA16 030316, 030216 030516, 030416 030716, 030616 030C16 030D16 032916 032B16, 032A16 033916 033B16, 033A16 034416 034716, 034616 034916, 034816 034B16, 034A16 034D16, 034C16 034F16, 034E16 036916 036B16, 036A16 02E916 02EB16, 02EA16 039416 Notes on the microprocessor mode and transition after shifting from the microprocessor mode to the memory expansion mode / single-chip mode In microprocessor mode, the SFR, internal RAM, and external memory space can be accessed. For that reason, the internal ROM area cannot be accessed. After the reset has been released and the operation of shifting from the microprocessor mode has started ("H" applied to the CNVSS pin), the internal ROM area cannot be accessed even if the CPU shifts to the memory expansion mode or single-chip mode. Notes on CNVss pin reset at "H" level When the CNVss pin is reset at "H" level, the contents of internal ROM cannot be read out. 343 nt r de pme n U elo v de Rev.B2 for proof reading Electrical characteristics Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Electrical characteristics Table 1.32.1. Absolute maximum ratings Symbol Parameter Condition Rated value Unit VCC AVCC Supply voltage Analog supply voltage VCC=AVCC VCC=AVCC -0.3 to 6.0 -0.3 to 6.0 V V VI Input voltage -0.3 to Vcc+0.3 V -0.3 to 6.0 V -0.3 to Vcc+0.3 V -0.3 to 6.0 V ______________ RESET, CNVss, BYTE, P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60P67, P72-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140P146, P150-P157(Note1), VREF, XIN P70, P71 VO Output voltage P00-P07, P10-P17, P20-P27, P30-P37, P40P47, P50-P57, P60-P67, P72-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P13 7, P14 0-P14 6 , P15 0-P15 7(Note1) , Pd Topr VREF, XIN P70, P71 Power dissipation Operating ambient temperature Tstg Storage temperature Note 1: Ports P11 to P15 exist in 144-pin version. Note 2: Specify a product of -40 to 85C to use it. 344 Topr=25C 500 mW -20 to 85/-40 to 85(Note 2) C -65 to 150 C nt r de pme n U elo v de Rev.B2 for proof reading Electrical characteristics Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Table 1.32.2. Recommended operating conditions (referenced to VCC = 3.0V to 5.5V at Topr = - 20 to 85oC / - 40 to 85oC(Note3) unless otherwise specified) Symbol Standard Parameter VCC Supply voltage(When VDC-ON) AVCC Supply voltage(When VDC-pass through) Analog supply voltage VSS AVSS Supply voltage Analog supply voltage VIH "H" input voltage P20 -P27, P3 0-P3 7, P40-P4 7, P50 -P5 7, P60-P6 7, P7 2- Unit Min. 3.0 Typ. 5.0 Max. 5.5 3.0 3.3 VCC 3.6 0 0 V V V V V 0.8Vcc Vcc V 0.8Vcc 0.8Vcc 6.0 Vcc V V 0.5Vcc Vcc V 0 0.2Vcc V P00-P07, P10-P17 (during single-chip mode) 0 0.2Vcc V P00-P07, P10-P17 (during memory-expansion and microprocessor modes) 0 0.16Vcc V -10.0 mA -5.0 mA 10.0 mA 5.0 mA 0 30 MHz 0 0 20 20 MHz MHz P77, P80-P87, P90-P97, P100-P107, P110-P114, P120P127, P130-P137, P140-P146, P150-P157(Note5), XIN, ____________ RESET, CNVss, BYTE P70, P71 P00-P07, P10-P17 (during single-chip mode) P00-P07, P10-P17 (during memory-expansion and microprocessor modes) VIL "L" input voltage P20 -P27, P3 0-P3 7, P40-P4 7, P50 -P5 7, P60-P6 7, P7 0P77, P80-P87, P90-P97, P100-P107, P110-P114, P120P127, P130-P137, P140-P146, P150-P157(Note5), XIN, ____________ RESET, CNVss, BYTE IOH(peak) "H" peak output current P00 -P07, P1 0-P1 7, P20-P2 7, P30 -P3 7, P40-P4 7, P5 0P5 7, P60-P6 7, P70-P7 7, P80-P8 4, P86, P8 7, P90-P9 7, P100-P107, P110-P114, P120-P127, P130-P137, P140P146, P150-P157(Note5) IOH(avg) "H" average output current P00 -P07, P1 0-P1 7, P20-P2 7, P30 -P3 7, P40-P4 7, P5 0P5 7, P60-P6 7, P70-P7 7, P80-P8 4, P86, P8 7, P90-P9 7, P100-P107, P110-P114, P120-P127, P130-P137, P140P146, P150-P157(Note5) IOL(peak) "L" peak output current P00 -P07, P1 0-P1 7, P20-P2 7, P30 -P3 7, P40-P4 7, P5 0P5 7, P60-P6 7, P70-P7 7, P80-P8 4, P86, P8 7, P90-P9 7, P100-P107, P110-P114, P120-P127, P130-P137, P140P146, P150-P157(Note5) IOL(avg) "L" average output current f(XIN) P00 -P07, P1 0-P1 7, P20-P2 7, P30 -P3 7, P40-P4 7, P5 0P5 7, P60-P6 7, P70-P7 7, P80-P8 4, P86, P8 7, P90-P9 7, P100-P107, P110-P114, P120-P127, P130-P137, P140P146, P150-P157(Note5) Main clock input frequency VDC-ON Vcc=4.2 to 5.5V VDC-pass through Vcc=3.0 to 4.2V Vcc=3.0 to 3.6V 32.768 kHz f(XCIN) Sub-clock oscillation frequency Note 1: The mean output current is the mean value within 100ms. Note 2: The total IOL (peak) for ports P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be 80mA max. The total IOH (peak) for ports P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be -80mA max. The total IOL (peak) for ports P3, P4, P5, P6, P7,P80 to P84, P12 and P13 must be 80mA max. The total IOH (peak) for ports P3, P4, P5, P6, P72 to P77, P80 to P84, P12 and P13 must be -80mA max. Note 3: Specify a product of -40 to 85C to use it. Note 4: The specification of VIH and VIL of P87 is not when using as XCIN but when using programmable input port. Note 5: Port P11 to P15 exist in 144-pin version. 345 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Electrical characteristics (Vcc = 5V) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Table 1.32.3. Electrical characteristics (referenced to VCC=5V, VSS=0V at Topr=25oC, f(XIN)=30MHZ unless otherwise specified) Symbol VOH Parameter "H" output voltage Condition P00-P07, P10-P1 7, P20-P27, P30-P37, P40-P47, IOH=-5mA P50-P57, P60-P67, P70-P7 7, P80-P84, P8 6, P87, VCC = 5V Standard Unit Min. Typ. Max. 3.0 V 4.7 V 3.0 3.0 V V P9 0 -P9 7 , P10 0 -P10 7 , P11 0 -P11 4 , P12 0 -P12 7 , P130-P137, P140-P146, P150-P157(Note1) VOH "H" output voltage P00-P07, P10-P1 7, P20-P27, P30-P37, P40-P47, IOH=-200A P50-P57, P60-P67, P70-P7 7, P80-P84, P8 6, P87, P9 0 -P9 7 , P10 0 -P10 7 , P11 0 -P11 4 , P12 0 -P12 7 , P130-P137, P140-P146, P150-P157(Note1) VOH "H" output voltage XOUT VOL "H" output voltage "L" output voltage XCOUT No load applied P00-P07, P10-P1 7, P20-P27, P30-P37, P40-P47, IOH=5mA P50-P57, P60-P67, P70-P7 7, P80-P84, P8 6, P87, P9 0 -P9 7 , P10 0 -P10 7 , P11 0 -P11 4 , P12 0 -P12 7 , VOL "L" output voltage HIGH POWER LOW POWER IOH=-1mA IOH=-0.5mA 3.0 P130-P137, P140-P146, P150-P157(Note1) P00-P07, P10-P1 7, P20-P27, P30-P37, P40-P47, IOH=200A P50-P57, P60-P67, P70-P7 7, P80-P84, P8 6, P87, P9 0 -P9 7 , P10 0 -P10 7 , P11 0 -P11 4 , P12 0 -P12 7 , 2.0 V V 0.45 V P130-P137, P140-P146, P150-P157(Note1) VOL "L" output voltage "L" output voltage VT+-VT- Hysteresis XOUT HIGH POWER IOL=1mA 2.0 V LOW POWER IOL=0.5mA No load applied 2.0 V V 0.2 1.0 V 0.2 VI=5V 1.8 5.0 V A VI=0V -5.0 A 167 k XCOUT __________ _______ ________ HOLD, RDY, TA0IN-TA4IN, TB0IN-TB5IN, INT0________ ________ ________ INT5, AD TRG , CTS0-CTS4, CLK0-CLK4, _______ 0 ______ ______ TA0 OUT-TA4 OUT, NMI, KI0-KI3, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4 VT+-VT- Hysteresis IIH "H" input current ___________ RESET P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P87, P90-P97, P10 0 -P10 7 , P11 0 -P11 4 , P12 0 -P12 7 , P13 0 P137, P140-P146, P150-P157(Note1), ___________ XIN, RESET, CNVss, BYTE IIL "L" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P87, P90-P97, P10 0 -P10 7 , P11 0 -P11 4 , P12 0 -P12 7 , P13 0 P137, P140-P146, P150-P157(Note1), ___________ XIN, RESET, CNVss, BYTE RPULLUP Pull-up resistance P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, VI=0V 30 50 P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P9 7, P100-P10 7, P110-P11 4, P120-P12 7, RfXIN RfXCIN VRAM ICC P130-P137, P140-P146, P150-P157(Note1) Feedback resistance XIN 1.5 M Feedback resistance XCIN 10 RAM retention voltage VDC-ON 2.5 Measuring condition: Power supply f(XIN)=30MHz, square wave, no division 38 In sigle-chip mode, the out- f(XCIN)=32kHz, with WAIT instruction executed current 470 put pins are open and other 0.4 when clock is stopped Topr=25oC pins are Vss. M V Note 1: Port P11 to P15 exist in 144-pin version. 346 54 mA A 20 A nt r de pme n U elo v de Rev.B2 for proof reading Electrical characteristics (Vcc = 5V) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER VCC = 5V Table 1.32.4. A-D conversion characteristics (referenced to VCC = AVCC = VREF = 5V, Vss = AVSS = 0V at Topr = 25oC, f(XIN) = 30MHZ unless otherwise specified) Standard Symbol Parameter Measuring condition Unit Min. Typ. Max. VREF = VCC 10 Bits Resolution INL DNL Integral nonlinearity error AN0 to AN7 VREF = ANEX0, ANEX1 VCC = 5V External op-amp connection mode Differential nonlinearity error Offset error tCONV tCONV tSAMP VREF VIA Ladder resistance Conversion time(10bit) Conversion time(8bit) Sampling time Reference voltage Analog input voltage LSB 7 LSB 1 LSB LSB 3 3 Gain error RLADDER 3 VREF = VCC 10 40 LSB k 3.3 s 2.8 s s 0.3 2 VCC V 0 VREF V Note: Divide the frequency if f(XIN) exceeds 10 MHz, and make OAD equal to or lower than 10 MHz. Table 1.32.5. D-A conversion characteristics (referenced to VCC = VREF = 5V, VSS = AVSS = 0V at Topr = 25oC, f(XIN) = 30MHZ unless otherwise specified) Symbol tsu RO IVREF Parameter Resolution Absolute accuracy Setup time Output resistance Reference power supply input current Measuring condition Min. 4 (Note) Standard Typ. Max. 10 8 1.0 3 20 1.5 Unit Bits % s k mA Note: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016". The A-D converter's ladder resistance is not included. Also, when the Vref is unconnected at the A-D control register 1, IVREF is sent. 347 nt r de pme n U elo v de Rev.B2 for proof reading Timing (Vcc = 5V) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER VCC = 5V Timing requirements (referenced to VCC = 5V, VSS = 0V at Topr = 25oC unless otherwise specified) Table 1.32.6. External clock input Symbol Parameter External clock input cycle time External clock input HIGH pulse width External clock input LOW pulse width External clock rise time External clock fall time tc tw(H) tw(L) tr tf Standard Min. Max. Unit ns ns ns ns ns 33 13 13 5 5 Table 1.32.7. Memory expansion and microprocessor modes Symbol Parameter Standard Unit Min. Max. tac1(RD-DB) tac1(AD-DB) tac2(RD-DB) tac2(AD-DB) tac3(RD-DB) tac3(AD-DB) Data input access time (RD standard, no wait) Data input access time (AD standard, CS standard, no wait) Data input access time (RD standard, with wait) Data input access time (AD standard, CS standard, with wait) Data input access time (RD standard, when accessing multiplex bus area) Data input access time (AD standard, CS standard, when accessing (Note) (Note) (Note) (Note) (Note) (Note) ns ns ns ns ns ns multiplex bus area) tac4(RAS-DB) tac4(CAS-DB) tac4(CAD-DB) tsu(DB-BCLK) tsu(RDY-BCLK ) tsu(HOLD-BCLK ) th(RD-DB) th(CAS -DB) th(BCLK -RDY) th(BCLK-HOLD ) td(BCLK-HLDA ) (Note) (Note) Data input access time (RAS standard, DRAM access) Data input access time (CAS standard, DRAM access) Data input access time (CAD standard, DRAM access) Data input setup time RDY input setup time HOLD input setup time Data input hold time (Note) 26 26 30 0 0 0 0 Data input hold time RDY input hold time HOLD input hold time HLDA output delay time 25 ns ns ns ns ns ns ns ns ns ns ns Note: Calculated according to the BCLK frequency as follows: Note that inserting wait or using lower operation frequency f(BCLK) is needed when calculated value is negative. tac1(RD - DB) = 10 9 f(BCLK) X 2 - 35 [ns] 9 tac1(AD - DB) = 10 f(BCLK) - 35 [ns] tac2(RD - DB) = 10 9X m f(BCLK) X 2 - 35 [ns] (m=3, 5 and 7 when 1 wait, 2 wait and 3 wait, respectively) tac2(AD - DB) = 10 X n f(BCLK) - 35 [ns] (n=2, 3 and 4 when 1 wait, 2 wait and 3 wait, respectively) 9 9 tac3(RD - DB) = 10 X m - 35 f(BCLK) X 2 tac3(AD - DB) = 10 X n - 35 f(BCLK) X 2 [ns] (m=3 and 5 when 2 wait and 3 wait, respectively) 9 [ns] (n=5 and 7 when 2 wait and 3 wait, respectively) 9 tac4(RAS - DB) = 10 X m f(BCLK) X 2 tac4(CAS - DB) = 10 X n - 35 f(BCLK) X 2 - 35 [ns] (m=3 and 5 when 1 wait and 2 wait, respectively) 9 [ns] (n=1 and 3 when 1 wait and 2 wait, respectively) 9 tac4(CAD - DB) = 348 10 X l f(BCLK) - 35 [ns] (l=1 and 2 when 1 wait and 2 wait, respectively) nt r de pme n U elo v de Rev.B2 for proof reading Timing (Vcc = 5V) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER VCC = 5V Timing requirements (referenced to VCC = 5V, VSS = 0V at Topr = 25oC unless otherwise specified) Table 1.32.8. Timer A input (count input in event counter mode) Symbol Parameter tc(TA) TAiIN input cycle time tw(TAH) TAiIN input HIGH pulse width tw(TAL) TAiIN input LOW pulse width Standard Min. Max. 100 40 40 Unit ns ns ns Table 1.32.9. Timer A input (gating input in timer mode) tc(TA) TAiIN input cycle time Standard Min. Max. 400 tw(TAH) tw(TAL) TAiIN input HIGH pulse width TAiIN input LOW pulse width 200 200 Symbol Parameter Table 1.32.10. Timer A input (external trigger input in one-shot timer mode) Standard Symbol Parameter Max. Min. tc(TA) 200 TAiIN input cycle time tw(TAH) tw(TAL) TAiIN input HIGH pulse width TAiIN input LOW pulse width 100 100 Unit ns ns ns Unit ns ns ns Table 1.32.11. Timer A input (external trigger input in pulse width modulation mode) Standard Symbol Parameter Unit Min. Max. ns tw(TAH) 100 TAiIN input HIGH pulse width tw(TAL) TAiIN input LOW pulse width 100 ns Table 1.32.12. Timer A input (up/down input in event counter mode) Symbol tc(UP) tw(UPH) tw(UPL) tsu(UP-TIN) th(TIN-UP) Parameter TAiOUT input cycle time TAiOUT input HIGH pulse width TAiOUT input LOW pulse width TAiOUT input setup time TAiOUT input hold time Standard Min. Max. 2000 1000 1000 400 400 Unit ns ns ns ns ns 349 nt r de pme n U elo v de Rev.B2 for proof reading Timing (Vcc = 5V) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER VCC = 5V Timing requirements (referenced to VCC = 5V, VSS = 0V at Topr = 25oC unless otherwise specified) Table 1.32.13. Timer B input (count input in event counter mode) Symbol tc(TB) tw(TBH) tw(TBL) tc(TB) tw(TBH) tw(TBL) Parameter TBiIN input cycle time (counted on one edge) TBiIN input HIGH pulse width (counted on one edge) TBiIN input LOW pulse width (counted on one edge) TBiIN input cycle time (counted on both edges) TBiIN input HIGH pulse width (counted on both edges) TBiIN input LOW pulse width (counted on both edges) Standard Min. Max. 100 40 40 200 80 80 Unit ns ns ns ns ns ns Table 1.28.14. Timer B input (pulse period measurement mode) Symbol tc(TB) tw(TBH) tw(TBL) Parameter TBiIN input cycle time TBiIN input HIGH pulse width TBiIN input LOW pulse width Standard Min. Max. 400 200 200 Unit ns ns ns Table 1.32.15. Timer B input (pulse width measurement mode) Symbol tc(TB) tw(TBH) tw(TBL) Parameter TBiIN input cycle time TBiIN input HIGH pulse width TBiIN input LOW pulse width Standard Max. Min. 400 200 200 Unit ns ns ns Table 1.32.16. A-D trigger input Symbol tc(AD) tw(ADL) Parameter ADTRG input cycle time (trigger able minimum) ADTRG input LOW pulse width Standard Max. Min. 1000 125 Unit ns ns Table 1.32.17. Serial I/O Symbol tc(CK) tw(CKH) tw(CKL) td(C-Q) th(C-Q) tsu(D-C) th(C-D) Parameter CLKi input cycle time CLKi input HIGH pulse width CLKi input LOW pulse width TxDi output delay time TxDi hold time RxDi input setup time RxDi input hold time Standard Min. Max. 200 100 100 80 0 30 90 Unit ns ns ns ns ns ns ns _______ Table 1.32.18. External interrupt INTi inputs Symbol tw(INH) tw(INL) 350 Parameter INTi input HIGH pulse width INTi input LOW pulse width Standard Min. 250 250 Max. Unit ns ns nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Timing (Vcc = 5V) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER VCC = 5V Switching characteristics (referenced to VCC = 5V, VSS = 0V at Topr = 25oC, CM15 = "1" unless otherwise specified) Table 1.32.19. Memory expansion mode and microprocessor mode (no wait) Measuring condition Symbol Parameter td(BCLK-AD) th(BCLK-AD) th(RD-AD) th(WR-AD) td(BCLK-CS) th(BCLK-CS) th(RD-CS) th(WR-CS) td(BCLK-ALE) th(BCLK-ALE) td(BCLK-RD) th(BCLK-RD) td(BCLK-WR) th(BCLK-WR) td(DB-WR) th(WR-DB) tw(WR) Address output delay time Address output hold time (BCLK standard) Address output hold time (RD standard) Address output hold time (WR standard) Chip select output delay time Chip select output hold time (BCLK standard) Chip select output hold time (RD standard) Chip select output hold time (WR standard) ALE signal output delay time ALE signal output hold time RD signal output delay time RD signal output hold time WR signal output delay time WR signal output hold time Data output delay time (WR standard) Data output hold time (WR standard) WR signal width Figure 1.32.1 Standard Min. Max. 18 -3 0 (Note) 18 -3 0 (Note) 18 -2 18 -5 18 -3 (Note) (Note) (Note) Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Note: Calculated according to the BCLK frequency as follows: td(DB - WR) = 10 9 - 20 f(BCLK) [ns] 9 th(WR - DB) = 10 f(BCLK) X 2 - 10 [ns] 9 th(WR - AD) = 10 f(BCLK) X 2 - 10 [ns] 9 th(WR - CS) = 10 f(BCLK) X 2 - 10 [ns] 9 tw(WR) = 10 f(BCLK) X 2 - 15 [ns] 351 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Timing (Vcc = 5V) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER VCC = 5V Switching characteristics (referenced to VCC = 5V, VSS = 0V at Topr = 25oC unless otherwise specified) Table 1.32.20. Memory expansion mode and microprocessor mode (with wait, accessing external memory) Symbol td(BCLK-AD) th(BCLK-AD) th(RD-AD) th(WR-AD) td(BCLK-CS) th(BCLK-CS) th(RD-CS) th(WR-CS) td(BCLK-ALE) th(BCLK-ALE) td(BCLK-RD) th(BCLK-RD) td(BCLK-WR) th(BCLK-WR) td(DB-WR) th(WR-DB) tw(WR) Measuring condition Parameter Address output delay time Address output hold time (BCLK standard) Address output hold time (RD standard) Address output hold time (WR standard) Chip select output delay time Chip select output hold time (BCLK standard) Chip select output hold time (RD standard) Chip select output hold time (WR standard) ALE signal output delay time ALE signal output hold time RD signal output delay time RD signal output hold time WR signal output delay time WR signal output hold time Data output delay time (WR standard) Data output hold time (WR standard) WR signal width Figure 1.32.1 Standard Min. Max. 18 -3 0 (Note) 18 -3 0 (Note) 18 -2 18 -5 18 -3 (Note) Unit (Note) (Note) ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Note: Calculated according to the BCLK frequency as follows: td(DB - WR) = 10 9 X n f(BCLK) - 20 [ns] (n=1, 2 and 3 when 1 wait, 2 wait and 3 wait, respectively) 9 th(WR - DB) = 10 f(BCLK) X 2 - 10 [ns] 9 th(WR - AD) = 10 f(BCLK) X 2 - 10 [ns] 9 th(WR - CS) = tw( WR) = 352 10 f(BCLK) X 2 10 9 X n - 15 f(BCLK) X 2 - 10 [ns] [ns] (n=1, 3 and 5 when 1 wait, 2 wait and 3 wait, respectively) nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Timing (Vcc = 5V) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER VCC = 5V Switching characteristics (referenced to VCC = 5V, VSS = 0V at Topr = 25oC unless otherwise specified) Table 1.32.21. Memory expansion mode and microprocessor mode (with wait, accessing external memory, multiplex bus area selected) Symbol Measuring condition Parameter td(BCLK-AD) th(BCLK-AD) th(RD-AD) th(WR-AD) td(BCLK-CS) th(BCLK-CS) th(RD-CS) th(WR-CS) td(BCLK-RD) th(BCLK-RD) td(BCLK-WR) th(BCLK-WR) td(DB-WR) th(WR-DB) Address output delay time Address output hold time (BCLK standard) Address output hold time (RD standard) Address output hold time (WR standard) Chip select output delay time Chip select output hold time (BCLK standard) Chip select output hold time (RD standard) Chip select output hold time (WR standard) RD signal output delay time RD signal output hold time WR signal output delay time WR signal output hold time Data output delay time (WR standard) Data output hold time (WR standard) td(BCLK-ALE) th(BCLK-ALE) td(AD-ALE) th(ALE-AD) ALE signal output delay time (BCLK standard) ALE signal output hold time (BCLK standard) ALE signal output delay time (address standard) ALE signal output hold time (address standard) tdz(RD-AD) Address output flowting start time Figure 1.32.1 Standard Min. Max. 18 -3 (Note) (Note) 18 -3 (Note) (Note) 18 -5 18 -3 (Note) (Note) 18 -2 (Note) (Note) 8 Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Note: Calculated according to the BCLK frequency as follows: th(RD - AD) = 10 9 f(BCLK) X 2 - 10 th(WR - AD) = 10 9 f(BCLK) X 2 - 10 th(RD - CS) = 10 9 f(BCLK) X 2 - 10 th(WR - CS) = 10 9 f(BCLK) X 2 - 10 td(DB - WR) = 10 X m - 25 f(BCLK) X 2 [ns] [ns] [ns] [ns] 9 th(WR - DB) = td(AD - ALE) = th(ALE - AD) = 10 f(BCLK) X 2 10 - 10 [ns] 9 f(BCLK) X 2 10 [ns] (m=3 and 5 when 2 wait and 3 wait, respectively) 9 - 20 [ns] 9 f(BCLK) X 2 - 10 [ns] 353 nt r de pme n U elo v de Rev.B2 for proof reading Timing (Vcc = 5V) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER VCC = 5V Switching characteristics (referenced to VCC = 5V, VSS = 0V at Topr = 25oC unless otherwise specified) Table 1.32.22. Memory expansion mode and microprocessor mode (with wait, accessing external memory, DRAM area selected) Measuring condition Parameter Symbol td(BCLK-RAD) th(BCLK-RAD) td(BCLK-CAD) th(BCLK-CAD) th(RAS-RAD) td(BCLK-RAS) th(BCLK-RAS) tRP Row address output delay time Row address output hold time (BCLK standard) String address output delay time String address output hold time (BCLK standard) Row address output hold time after RAS output td(BCLK-CAS) th(BCLK-CAS) td(BCLK-DW) th(BCLK-DW) tsu(DB-CAS) th(BCLK-DB) tsu(CAS-RAS) CAS output delay time (BCLK standard) CAS output hold time (BCLK standard) DW output delay time (BCLK standard) DW output hold time (BCLK standard) CAS output setup time after DB output DB signal output hold time (BCLK standard) CAS output setup time before RAS output (refresh) RAS output delay time (BCLK standard) RAS output hold time (BCLK standard) RAS "H" hold time Note: Calculated according to the BCLK frequency as follows: th(RAS - RAD) = 10 9 f(BCLK) X 2 tRP = 10 9 f(BCLK) X 2 tsu(DB - CAS) = 10 9 f(BCLK) - 13 [ns] X 3 - 20 [ns] - 20 [ns] 9 tsu(CAS - RAS) = 354 10 f(BCLK) X 2 - 13 [ns] Figure 1.32.1 Standard Min. Max. 18 -3 18 -3 (Note) 18 -3 (Note) 18 -3 18 -5 (Note) -7 (Note) Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Timing (Vcc = 5V) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER P0 P1 P2 P3 P4 P5 P6 P7 30pF P8 P9 P10 P11 P12 P13 P14 P15 Figure 1.32.1. Port P0 to P15 measurement circuit 355 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 5V) Vcc=5V Memory Expansion Mode and Microprocessor Mode (without wait) Read Timing BCLK td(BCLK-ALE) 18ns.max th(BCLK-ALE) -2ns.min ALE td(BCLK-CS) 18ns.max th(BCLK-CS) *1 -3ns.min CSi th(RD-CS) tcyc 0ns.min td(BCLK-AD) th(BCLK-AD) 18ns.max*1 -3ns.min ADi BHE td(BCLK-RD) 18ns.max th(RD-AD) 0ns.min tac1(RD-DB)*2 th(BCLK-RD) RD -5ns.min tac1(AD-DB)*2 DB Hi-Z tsu(DB-BCLK) th(RD-DB) 26ns.min*1 0ns.min *1:It is a guarantee value with being alone. 35ns.max garantees as td(BCLK-AD)+tsu(DB-BCLK). *2:It depends on operation frequency. tac1(RD-DB)=(tcyc/2-35)ns.max tac1(AD-DB)=(tcyc-35)ns.max Write Timing ( Written by 2 cycles in selecting no wait) BCLK 18ns.max td(BCLK-ALE) th(BCLK-ALE) -2ns.min ALE th(BCLK-CS) td(BCLK-CS) -3ns.min 18ns.max CSi th(WR-CS)*3 tcyc td(BCLK-AD) ADi BHE th(BCLK-AD) 18ns.max -3ns.min td(BCLK-WR) 18ns.max tw(WR)*3 WR,WRL, WRH th(WR-AD)*3 th(BCLK-WR) -3ns.min td(DB-WR)*3 th(WR-DB)*3 DBi *3:It depends on operation frequency. td(DB-WR)=(tcyc-20)ns.min th(WR-DB)=(tcyc/2-10)ns.min th(WR-AD)=(tcyc/2-10)ns.min th(WR-CS)=(tcyc/2-10)ns.min tw(WR)=(tcyc/2-15)ns.min Figure 1.32.2. VCC=5V timing diagram (1) 356 Measuring conditions * VCC=5V10% * Input timing voltage :Determined with VIH=2.5V, VIL=0.8V * Output timing voltage :Determined with VOH=2.0V, VOL=0.8V n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 5V) Vcc=5V Memory Expansion Mode and Microprocessor Mode (with wait) Read Timing BCLK 18ns.max td(BCLK-ALE) th(BCLK-ALE) -2ns.min ALE th(BCLK-CS) td(BCLK-CS) -3ns.min 18ns.max*1 CSi th(RD-CS) tcyc 0ns.min td(BCLK-AD) th(BCLK-AD) 18ns.max*1 -3ns.min td(BCLK-RD) 18ns.max th(RD-AD) 0ns.min ADi BHE RD th(BCLK-RD) tac2(RD-DB)*2 -5ns.min tac2(AD-DB)*2 DB Hi-Z tsu(DB-BCLK) 26ns.min*1 th(RD-DB) 0ns.min *1:It is a guarantee value with being alone. 35ns.max garantees as td(BCLK-AD)+tsu(DB-BCLK). *2:It depends on operation frequency. tac2(RD-DB)=(tcyc/2 x m-35)ns.max (m=3, 5 and 7 when 1 wait, 2 wait and 3 wait, respectively.) tac2(AD-DB)=(tcyc x n-35)ns.max (n=2, 3 and 4 when 1 wait, 2 wait and 3 wait, respectively.) Write Timing ( Written by 2 cycles in selecting no wait) BCLK 18ns.max td(BCLK-ALE) th(BCLK-ALE) -2ns.min ALE th(BCLK-CS) td(BCLK-CS) -3ns.min 18ns.max CSi tcyc th(WR-CS)*3 td(BCLK-AD) th(BCLK-AD) 18ns.max ADi BHE -3ns.min td(BCLK-WR) WR,WRL, WRH 18ns.max tw(WR)*3 th(WR-AD)*3 th(BCLK-WR) -3ns.min td(DB-WR)*3 th(WR-DB)*3 DBi *3:It depends on operation frequency. Measuring conditions td(DB-WR)=(tcyc x n-20)ns.min * VCC=5V10% (n=1, 2 and 3 when 1 wait, 2 wait and 3 wait, respectively.) * Input timing voltage th(WR-DB)=(tcyc/2-10)ns.min :Determined with VIH=2.5V, VIL=0.8V th(WR-AD)=(tcyc/2-10)ns.min * Output timing voltage th(WR-CS)=(tcyc/2-10)ns.min :Determined with VOH=2.0V, VOL=0.8V tw(WR)=(tcyc/2 x n-15)ns.min (n=1, 3 and 5 when 1 wait, 2 wait and 3 wait, respectively.) Figure 1.32.3. VCC=5V timing diagram (2) 357 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 5V) Vcc=5V Memory Expansion Mode and Microprocessor Mode (When accessing external memory area with wait, and select multiplexed bus)) Read Timing BCLK 18ns.max th(BCLK-ALE) td(BCLK-ALE) -2ns.min ALE th(BCLK-CS) tcyc td(BCLK-CS) -3ns.min 18ns.max th(RD-CS)*1 CSi td(AD-ALE)*1 th(ALE-AD)*1 ADi /DBi Address Data input tdz(RD-AD) td(BCLK-AD) ADi BHE tsu(DB-BCLK) tac3(AD-DB)*1 td(BCLK-RD) th(BCLK-RD) 18ns.max 0ns.min 26ns.min tac3(RD-DB)*1 18ns.max Address th(RD-DB) 8ns.max th(BCLK-AD) -3ns.min th(RD-AD)*1 -5ns.min RD *1:It depends on operation frequency. td(AD-ALE)=(tcyc/2-20)ns.min th(ALE-AD)=(tcyc/2-10)ns.min, th(RD-AD)=(tcyc/2-10)ns.min, th(RD-CS)=(tcyc/2-10)ns.min tac3(RD-DB)=(tcyc/2 x m-35)ns.max (m=3 and 5 when 2 wait and 3 wait, respectively.) tac3(AD-DB)=(tcyc/2 x n-35)ns.max (n=5 and 7 when 2 wait and 3 wait, respectively.) Write Timing (Written by 2 cycles in selecting no wait) BCLK 18ns.max th(BCLK-ALE) td(BCLK-ALE) -2ns.min ALE CSi th(BCLK-CS) tcyc td(BCLK-CS) th(WR-CS)*2 18ns.max -3ns.min td(AD-ALE)*2 th(ALE-AD)*2 ADi /DBi 18ns.max *2:It depends on operation frequency. td(AD-ALE)=(tcyc/2-20)ns.min th(ALE-AD)=(tcyc/2-10)ns.min, th(WR-AD)=(tcyc/2-10)ns.min th(WR-CS)=(tcyc/2-10)ns.min, th(WR-DB)=(tcyc/2-10)ns.min td(DB-WR)=(tcyc/2 x m-25)ns.min (m=3 and 5 when 2 wait and 3 wait, respectively.) Figure 1.32.4. VCC=5V timing diagram (3) 358 th(BCLK-AD) -3ns.min 18ns.max td(BCLK-WR) WR,WRL, WRH th(WR-DB)*2 td(DB-WR)*2 td(BCLK-AD) ADi BHE Address Data output Address th(BCLK-WR) th(WR-AD)*2 -3ns.min Measuring conditions * VCC=5V10% * Input timing voltage :Determined with VIH=2.5V, VIL=0.8V * Output timing voltage :Determined with VOH=2.0V, VOL=0.8V n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 5V) Memory Expansion Mode and Microprocessor Mode Vcc=5V (When accessing DRAM area) Read Timing BCLK tcyc td(BCLK-RAD) th(BCLK-RAD) 18ns.max -3ns.min MAi td(BCLK-CAD) th(BCLK-CAD) 18ns.max*1 -3ns.min String address Row address th(RAS-RAD)*2 tRP*2 RAS td(BCLK-RAS) 18ns.max*1 th(BCLK-RAS) td(BCLK-CAS) -3ns.min 18ns.max*1 CASL CASH th(BCLK-CAS) -3ns.min DW tac4(CAS-DB)*2 tac4(CAD-DB)*2 tac4(RAS-DB)*2 DB Hi-Z tsu(DB-BCLK) 26ns.min*1 th(CAS-DB) 0ns.min *1:It is a guarantee value with being alone. 35ns.max garantees as follows: td(BCLK-RAS) + tsu(DB-BCLK) td(BCLK-CAS) + tsu(DB-BCLK) td(BCLK-CAD) + tsu(DB-BCLK) *2:It depends on operation frequency. tac4(RAS-DB)=(tcyc/2 x m-35)ns.max (m=3 and 5 when 1 wait and 2 wait, respectively.) tac4(CAS-DB)=(tcyc/2 x n-35)ns.max (n=1 and 3 when 1 wait and 2 wait, respectively.) tac4(CAD-DB)=(tcyc x l-35)ns.max (l=1 and 2 when 1 wait and 2 wait, respectively.) th(RAS-RAD)=(tcyc/2-13)ns.min tRP=(tcyc/2 x 3-20)ns.min Measuring conditions * VCC=5V10% * Input timing voltage :Determined with VIH=2.5V, VIL=0.8V * Output timing voltage :Determined with VOH=2.0V, VOL=0.8V Figure 1.32.5. VCC=5V timing diagram (4) 359 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 5V) Memory Expansion Mode and Microprocessor Mode Vcc=5V (When accessing DRAM area) Write Timing BCLK tcyc td(BCLK-RAD) 18ns.max MAi th(BCLK-RAD) -3ns.min td(BCLK-CAD) th(BCLK-CAD) 18ns.max -3ns.min String address Row address th(RAS-RAD)*1 tRP*1 RAS td(BCLK-RAS) 18ns.max td(BCLK-CAS) 18ns.max CASL CASH th(BCLK-RAS) -3ns.min th(BCLK-CAS) td(BCLK-DW) -3ns.min 18ns.max DW th(BCLK-DW) tsu(DB-CAS)*1 DB -5ns.min Hi-Z th(BCLK-DB) -7ns.min *1:It depends on operation frequency. th(RAS-RAD)=(tcyc/2-13)ns.min tRP=(tcyc/2 x 3-20)ns.min tsu(DB-CAS)=(tcyc-20)ns.min Measuring conditions * VCC=5V10% * Input timing voltage :Determined with VIH=2.5V, VIL=0.8V * Output timing voltage :Determined with VOH=2.0V, VOL=0.8V Figure 1.32.6. VCC=5V timing diagram (5) 360 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 5V) Memory expansion Mode and Microprocessor Mode Refresh Timing (CAS before RAS refresh) Vcc=5V BCLK td(BCLK-RAS) tcyc 18ns.max RAS th(BCLK-RAS) tsu(CAS-RAS)*1 CASL CASH -3ns.min td(BCLK-CAS) th(BCLK-CAS) -3ns.min 18ns.max DW *1:It depends on operation frequency. tsu(CAS-RAS)=(tcyc/2-13)ns.min Refresh Timing (Self-refresh) BCLK td(BCLK-RAS) tcyc 18ns.max RAS th(BCLK-RAS) tsu(CAS-RAS)*1 CASL CASH td(BCLK-CAS) 18ns.max -3ns.min th(BCLK-CAS) -3ns.min DW *1:It depends on operation frequency. tsu(CAS-RAS)=(tcyc/2-13)ns.min Measuring conditions * VCC=5V10% * Input timing voltage :Determined with VIH=2.5V, VIL=0.8V * Output timing voltage :Determined with VOH=2.0V, VOL=0.8V Figure 1.32.7. VCC=5V timing diagram (6) 361 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 5V) tc(TA) tw(TAH) TAiIN input tw(TAL) tc(UP) tw(UPH) TAiOUT input tw(UPL) TAiOUT input (Up/down input) During event counter mode TAiIN input (When count on falling edge is selected) th(TIN-UP) tsu(UP-TIN) TAiIN input (When count on rising edge is selected) tc(TB) tw(TBH) TBiIN input tw(TBL) tc(AD) tw(ADL) ADTRG input tc(CK) tw(CKH) CLKi tw(CKL) th(C-Q) TxDi td(C-Q) tsu(D-C) RxDi tw(INL) INTi input Figure 1.32.8. VCC=5V timing diagram (7) 362 tw(INH) th(C-D) n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 5V) Memory Expansion Mode and Microprocessor Mode (Valid only with wait) BCLK RD (Separate bus) WR, WRL, WRH (Separate bus) RD (Multiplexed bus) WR, WRL, WRH (Multiplexed bus) RDY input th(BCLK-RDY) tsu(RDY-BCLK) (Valid with or without wait) BCLK tsu(HOLD-BCLK) th(BCLK-HOLD) HOLD input HLDA output td(BCLK-HLDA) P0, P1, P2, P3, P4, P50 to P52 td(BCLK-HLDA) Hi-Z Note: Regardless of the level of the BYTE pin input and the setting of the port P40 to P43 function select bit (PM06) of the processor mode register 0, all ports above become the high-impedance state. Measuring conditions : * VCC=5V10% * Input timing voltage : Determined with VIH=4.0V, VIL=1.0V * Output timing voltage : Determined with VOH=2.5V, VOL=2.5V Figure 1.32.9. VCC=5V timing diagram (8) 363 n r de me Un elop v de t Rev.B2 for proof reading Electrical characteristics (Vcc = 3V) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Electrical characteristics (Vcc = 3V) VCC = 3V Table 1.32.23. Electrical characteristics (referenced to VCC=3.3V, VSS=0V at Topr=25oC, f(XIN)=20MHZ unless otherwise specified) Symbol VOH Parameter Condition "H" output voltage P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, IOH=-1mA Standard Unit Min. Typ. Max. 2.7 V P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P9 0-P9 7, P10 0-P10 7, P110 -P114 , P120-P12 7, VOH P130-P137, P140-P146, P150-P157(Note1) "H" output voltage XOUT HIGH POWER LOW POWER "H" output voltage XCOUT VOL VOL 2.7 V 2.7 IOH=-50A No load applied IOH=-0.1mA V V 3.0 "L" output voltage P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, IOL=1mA P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, 0.5 P9 0-P9 7, P10 0-P10 7, P110 -P114 , P120-P12 7, P130-P137, P140-P146, P150-P157(Note1) "L" output voltage XOUT HIGH POWER IOL=0.1mA LOW POWER IOL=50A "L" output voltage XCOUT No load applied __________ _______ ________ VT+-VT- Hysteresis 0.2 HOLD, RDY, TA0IN-TA4IN, TB0IN-TB5IN, INT0________ ________ ________ INT5, AD TRG , CTS0-CTS4, CLK0-CLK4, _______ 0.5 0.5 V V 1.0 V V 1.8 V 4.0 A -4.0 A 120 500 k 3.0 20.0 M M 0 ______ ______ TA0 OUT-TA4 OUT, NMI, KI0-KI3, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4 VT+-VT- Hysteresis IIH ___________ RESET "H" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, VI=3V 0.2 P50-P57, P60-P67, P72-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157(Note1), ___________ XIN, RESET, CNVss, BYTE IIL "L" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, VI=0V P50-P57, P60-P67, P72-P77, P80-P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157(Note1), ___________ XIN, RESET, CNVss, BYTE RPULLUP Pull-up resistance P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, VI=0V 66 P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110AP114, P120-P127, RfXIN RfXCIN VRAM ICC P130-P137, P140-P146, P150-P157(Note1) Feedback resistance XIN Feedback resistance XCIN RAM retention voltage VDC-ON VDC-pass through Measuring condition: Power supply In sigle-chip mode, current the output pins are open and other pins are Vss. 2.5 2.0 f(XIN)=20MHz, square wave, no division f(XCIN)=32kHz, with WAIT, VDC-pass through 26 5.0 f(XCIN)=32kHz, with WAIT, VDC-ON when clock is stopped Topr=25oC 340 0.4 Note 1: Port P11 to P15 exist in 144-pin version. 364 V V 38 20 mA A A A n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Electrical characteristics (Vcc = 3V) VCC = 3V Table 1.32.24. A-D conversion characteristics (referenced to VCC = AVCC = VREF = 3V, VSS = AVSS = 0V at Topr = 25oC, f(XIN) = 20MHZ unless otherwise specified) Standard Symbol Parameter Measuring condition Unit Min. Typ. Max VREF = VCC 10 Resolution Bits LSB Integral nonlinearity error No S&H function(8-bit) 2 ISL Differential nonlinearity error No S&H function(8-bit) 1 LSB DSL LSB No S&H function(8-bit) 2 Offset error 2 LSB No S&H function(8-bit) Gain error VREF = VCC RLADDER Ladder resistance 40 10 k tCONV Conversion time(8bit) 9.8 s Reference voltage VREF V 2.7 VCC Analog input voltage 0 VREF V VIA S&H: Sample and hold Note: Divide the frequency if f(XIN) exceeds 10 MHz, and make OAD equal to or lower than 10 MHz. Table 1.32.25. D-A conversion characteristics (referenced to VCC = VREF = 3V, VSS = AVSS = 0V, at Topr = 25oC, f(XIN) = 20MHZ unless otherwise specified) Standard Symbol Parameter Measuring condition Min. Typ. Max Unit tsu RO IVREF Resolution Absolute accuracy Setup time Output resistance Reference power supply input current 4 (Note) 10 8 1.0 3 20 1.0 Bits % s k mA Note :This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016". The A-D converter's ladder resistance is not included. Also, the Vref is unconnected at the A-D control register 1, IVREF is sent. 365 n r de me Un elop v de t Rev.B2 for proof reading Timing (Vcc = 3V) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER VCC = 3V Timing requirements (referenced to VCC = 3V, VSS = 0V at Topr = 25oC unless otherwise specified) Table 1.32.26. External clock input Symbol Parameter External clock input cycle time External clock input HIGH pulse width External clock input LOW pulse width External clock rise time External clock fall time tc tw(H) tw(L) tr tf Standard Min. Max. Unit ns ns ns ns ns 50 22 22 5 5 Table 1.32.27. Memory expansion and microprocessor modes Symbol Parameter Standard Unit Min. Max. tac1(RD-DB) tac1(AD-DB) tac2(RD-DB) tac2(AD-DB) tac3(RD-DB) tac3(AD-DB) Data input access time (RD standard, no wait) Data input access time (AD standard, CS standard, no wait) Data input access time (RD standard, with wait) Data input access time (AD standard, CS standard, with wait) Data input access time (RD standard, when accessing multiplex bus area) Data input access time (AD standard, CS standard, when accessing (Note) (Note) (Note) (Note) (Note) (Note) ns ns ns ns ns ns multiplex bus area) tac4(RAS-DB) tac4(CAS-DB) tac4(CAD-DB) tsu(DB-BCLK) tsu(RDY-BCLK ) tsu(HOLD-BCLK ) th(RD-DB) th(CAS-DB) th(BCLK -RDY) th(BCLK-HOLD ) td(BCLK-HLDA ) Data input access time (RAS standard, DRAM access) Data input access time (CAS standard, DRAM access) Data input access time (CAD standard, DRAM access) Data input setup time RDY input setup time HOLD input setup time Data input hold time Data input hold time RDY input hold time HOLD input hold time HLDA output delay time (Note) (Note) (Note) 30 40 60 0 0 0 0 ns ns ns ns ns ns ns ns ns ns 25 ns Note: Calculated according to the BCLK frequency as follows: Note that inserting wait or using lower operation frequency f(BCLK) is needed when calculated value is negative. tac1(RD - DB) = tac1(AD - DB) = 10 9 f(BCLK) X 2 10 9 f(BCLK) - 35 [ns] - 35 [ns] tac2(RD - DB) = 10 9X m f(BCLK) X 2 - 35 [ns] (m=3, 5 and 7 when 1 wait, 2 wait and 3 wait, respectively) tac2(AD - DB) = 10 9 X n f(BCLK) - 35 [ns] (n=2, 3 and 4 when 1 wait, 2 wait and 3 wait, respectively) tac3(RD - DB) = 10 9 X m - 35 f(BCLK) X 2 tac3(AD - DB) = 10 X n - 35 f(BCLK) X 2 [ns] (m=3 and 5 when 2 wait and 3 wait, respectively) 9 [ns] (n=5 and 7 when 2 wait and 3 wait, respectively) 9 tac4(RAS - DB) = 10 X m f(BCLK) X 2 tac4(CAS - DB) = 10 X n - 35 f(BCLK) X 2 - 35 [ns] (m=3 and 5 when 1 wait and 2 wait, respectively) 9 [ns] (n=1 and 3 when 1 wait and 2 wait, respectively) 9 tac4(CAD - DB) = 366 10 X l f(BCLK) - 35 [ns] (l=1 and 2 when 1 wait and 2 wait, respectively) n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) VCC = 3V Timing requirements (referenced to VCC = 3V, VSS = 0V at Topr = 25oC unless otherwise specified) Table 1.32.28. Timer A input (counter input in event counter mode) Symbol Parameter Standard Min. Max. 100 Unit tc(TA) TAiIN input cycle time tw(TAH) TAiIN input HIGH pulse width 40 ns ns tw(TAL) TAiIN input LOW pulse width 40 ns Table 1.32.29. Timer A input (gating input in timer mode) Symbol Parameter Standard Min. Max. Unit tc(TA) TAiIN input cycle time 400 ns tw(TAH) TAiIN input HIGH pulse width 200 ns tw(TAL) TAiIN input LOW pulse width 200 ns Table 1.32.30. Timer A input (external trigger input in one-shot timer mode) Symbol Parameter Standard Min. Max. Unit tc(TA) TAiIN input cycle time 200 ns tw(TAH) TAiIN input HIGH pulse width 100 ns tw(TAL) TAiIN input LOW pulse width 100 ns Table 1.32.31. Timer A input (external trigger input in pulse width modulation mode) Symbol Parameter Standard Min. Max. Unit tw(TAH) TAiIN input HIGH pulse width 100 ns tw(TAL) TAiIN input LOW pulse width 100 ns Table 1.32.32. Timer A input (up/down input in event counter mode) tc(UP) TAiOUT input cycle time Standard Min. Max. 2000 tw(UPH) TAiOUT input HIGH pulse width 1000 tw(UPL) TAiOUT input LOW pulse width 1000 ns tsu(UP-TIN) TAiOUT input setup time 400 ns th(TIN-UP) TAiOUT input hold time 400 ns Symbol Parameter Unit ns ns 367 n r de me Un elop v de t Rev.B2 for proof reading Timing (Vcc = 3V) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER VCC = 3V Timing requirements (referenced to VCC = 3V, VSS = 0V at Topr = 25oC unless otherwise specified) Table 1.32.33. Timer B input (counter input in event counter mode) Symbol Parameter Standard Min. Max. Unit tc(TB) TBiIN input cycle time (counted on one edge) tw(TBH) TBiIN input HIGH pulse width (counted on one edge) 40 ns ns tw(TBL) TBiIN input LOW pulse width (counted on one edge) 40 ns 100 tc(TB) TBiIN input cycle time (counted on both edges) 200 ns tw(TBH) TBiIN input HIGH pulse width (counted on both edges) 80 ns tw(TBL) TBiIN input LOW pulse width (counted on both edges) 80 ns Table 1.32.34. Timer B input (pulse period measurement mode) Symbol Parameter Standard Max. Unit tc(TB) TBiIN input cycle time Min. 400 tw(TBH) TBiIN input HIGH pulse width 200 ns tw(TBL) TBiIN input LOW pulse width 200 ns Standard Min. Max. Unit ns ns Table 1.32.35. Timer B input (pulse width measurement mode) Symbol Parameter tc(TB) TBiIN input cycle time 400 tw(TBH) TBiIN input HIGH pulse width 200 ns tw(TBL) TBiIN input LOW pulse width 200 ns Table 1.32.36. A-D trigger input Symbol Parameter tc(AD) ADTRG input cycle time (trigger able minimum) tw(ADL) ADTRG input LOW pulse width Standard Min. Max. Unit 1000 ns 125 ns Table 1.32.37. Serial I/O Symbol Parameter Standard tc(CK) CLKi input cycle time Min. 200 tw(CKH) CLKi input HIGH pulse width 100 tw(CKL) CLKi input LOW pulse width 100 td(C-Q) TxDi output delay time th(C-Q) TxDi hold time tsu(D-C) th(C-D) Max. Unit ns ns ns 80 ns 0 ns RxDi input setup time 30 ns RxDi input hold time 90 ns _______ Table 1.32.38. External interrupt INTi inputs Symbol 368 Parameter Standard tw(INH) INTi input HIGH pulse width Min. 250 tw(INL) INTi input LOW pulse width 250 Max. Unit ns ns n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) VCC = 3V Switching characteristics (referenced to VCC = 3V, VSS = 0V at Topr = 25oC, CM15="1" unless otherwise specified) Table 1.32.39. Memory expansion and microprocessor modes (with no wait) Measuring condition Symbol Parameter td(BCLK-AD) th(BCLK-AD) th(RD-AD) th(WR-AD) td(BCLK-CS) th(BCLK-CS) th(RD-CS) th(WR-CS) td(BCLK-ALE) th(BCLK-ALE) td(BCLK-RD) th(BCLK-RD) td(BCLK-WR) th(BCLK-WR) td(DB-WR) th(WR-DB) Address output delay time Address output hold time (BCLK standard) Address output hold time (RD standard) Address output hold time (WR standard) Chip select output delay time Chip select output hold time (BCLK standard) tw(WR) Write pulse width Chip select output hold time (RD standard) Chip select output hold time (WR standard) ALE signal output delay time ALE signal output hold time RD signal output delay time RD signal output hold time WR signal output delay time WR signal output hold time Data output delay time (WR standard) Data output hold time (WR standard) Figure 1.32.1 Standard Min. Max. 18 0 0 (Note) 18 0 0 (Note) 18 -2 18 -3 18 0 (Note) (Note) (Note) Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Note: Calculated according to the BCLK frequency as follows: td(DB - WR) = th(WR - DB) = 10 9 - 20 f(BCLK) 10 9 f(BCLK) X 2 [ns] - 10 [ns] 9 th(WR - AD) = 10 f(BCLK) X 2 - 10 [ns] 9 th(WR - CS) = 10 f(BCLK) X 2 - 10 [ns] 9 tw(WR) = 10 f(BCLK) X 2 - 15 [ns] 369 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Timing (Vcc = 3V) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER VCC = 3V Switching characteristics (referenced to VCC = 3V, VSS = 0V at Topr = 25oC unless otherwise specified) Table 1.32.40. Memory expansion and microprocessor modes (with wait, accessing external memory) Measuring condition Symbol Parameter td(BCLK-AD) th(BCLK-AD) th(RD-AD) th(WR-AD) td(BCLK-CS) th(BCLK-CS) th(RD-CS) th(WR-CS) td(BCLK-ALE) th(BCLK-ALE) td(BCLK-RD) th(BCLK-RD) td(BCLK-WR) th(BCLK-WR) td(DB-WR) th(WR-DB) tw(WR) Address output delay time Address output hold time (BCLK standard) Address output hold time (RD standard) Address output hold time (WR standard) Chip select output delay time Chip select output hold time (BCLK standard) Chip select output hold time (RD standard) Chip select output hold time (WR standard) ALE signal output delay time ALE signal output hold time RD signal output delay time RD signal output hold time WR signal output delay time WR signal output hold time Data output delay time (WR standard) Data output hold time (WR standard) Write pulse width Figure 1.32.1 Standard Min. Max. 18 0 0 (Note) 18 0 0 (Note) 18 -2 18 -3 18 0 (Note) (Note) (Note) Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Note: Calculated according to the BCLK frequency as follows: td(DB - WR) = th(WR - DB) = th(WR - AD) = th(WR - CS) = tw( WR) = 370 10 9 X n f(BCLK) 10 - 20 f(BCLK) X 2 10 - 10 [ns] 9 f(BCLK) X 2 10 [ns] (n=1, 2 and 3 when 1 wait, 2 wait and 3 wait, respectively) 9 - 10 [ns] 9 f(BCLK) X 2 10 9 X n f(BCLK) X 2 - 10 - 15 [ns] [ns] (n=1, 3 and 5 when 1 wait, 2 wait and 3 wait, respectively) n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) VCC = 3V Switching characteristics (referenced to VCC = 3V, VSS = 0V at Topr = 25oC unless otherwise specified) Table 1.32.41. Memory expansion and microprocessor modes (with wait, accessing external memory, multiplex bus area selected) Symbol Parameter Measuring condition td(BCLK-AD) th(BCLK-AD) th(RD-AD) th(WR-AD) td(BCLK-CS) Address output delay time Address output hold time (BCLK standard) Address output hold time (RD standard) Address output hold time (WR standard) Chip select output delay time th(BCLK-CS) th(RD-CS) th(WR-CS) td(BCLK-RD) th(BCLK-RD) td(BCLK-WR) th(BCLK-WR) td(DB-WR) th(WR-DB) Chip select output hold time (BCLK standard) Chip select output hold time (RD standard) Chip select output hold time (WR standard) RD signal output delay time RD signal output hold time WR signal output delay time WR signal output hold time Data output delay time (WR standard) Data output hold time (WR standard) td(BCLK-ALE) th(BCLK-ALE) td(AD-ALE) th(ALE-AD) tdz(RD-AD) ALE signal output delay time (BCLK standard) ALE signal output hold time (BCLK standard) ALE signal output delay time (address standard) ALE signal output hold time (address standard) Address output flowting start time Standard Min. Max. 18 0 (Note) (Note) 18 0 (Note) (Note) Figure 1.32.1 18 -3 18 0 (Note) (Note) 18 -2 (Note) (Note) 8 Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Note: Calculated according to the BCLK frequency as follows: th(RD - AD) = th(WR - AD) = th(RD - CS) = 10 9 f(BCLK) X 2 10 9 f(BCLK) X 2 10 9 f(BCLK) X 2 - 10 - 10 -10 [ns] [ns] [ns] th(WR - CS) = 10 9 f(BCLK) X 2 td(DB - WR) = 10 X m - 25 f(BCLK) X 2 [ns] (m=3 and 5 when 2 wait and 3 wait, respectively) th(WR - DB) = 10 9 f(BCLK) X 2 - 10 [ns] td(AD - ALE) = 10 9 f(BCLK) X 2 - 20 th(ALE - AD) = 10 9 f(BCLK) X 2 - 10 - 10 [ns] 9 [ns] [ns] 371 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Timing (Vcc = 3V) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER VCC = 3V Switching characteristics (referenced to VCC = 3V, VSS = 0V at Topr = 25oC unless otherwise specified) Table 1.32.42. Memory expansion and microprocessor modes (with wait, accessing external memory, DRAM area selected) Measuring condition Symbol Parameter td(BCLK-RAD) th(BCLK-RAD) td(BCLK-CAD) th(BCLK-CAD) th(RAS-RAD) td(BCLK-RAS) th(BCLK-RAS) tRP Row address output delay time Row address output hold time (BCLK standard) String address output delay time String address output hold time (BCLK standard) Row address output hold time after RAS output td(BCLK-CAS) th(BCLK-CAS) td(BCLK-DW) th(BCLK-DW) tsu(DB-CAS) th(BCLK-DB) tsu(CAS-RAS) CAS output delay time (BCLK standard) CAS output hold time (BCLK standard) Data output delay time (BCLK standard) Data output hold time (BCLK standard) CAS after DB output setup time DB signal output hold time (BCLK standard) CAS output setup time before RAS output (refresh) RAS output delay time (BCLK standard) RAS output hold time (BCLK standard) RAS "H" hold time Figure 1.32.1 Note: Calculated according to the BCLK frequency as follows: th(RAS - RAD) = 10 9 f(BCLK) X 2 tRP = 10 9 X 3 f(BCLK) X 2 - 13 - 20 [ns] [ns] 9 tsu(DB - CAS) = 10 f(BCLK) - 20 [ns] 9 tsu(CAS - RAS) = 372 10 f(BCLK) X 2 - 13 [ns] Standard Min. Max. 18 0 18 0 (Note) 18 0 (Note) 18 0 18 -3 (Note) -7 (Note) Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) Vcc=3V Memory expansion Mode and Microprocessor Mode (without wait) Read Timing BCLK td(BCLK-ALE) 18ns.max th(BCLK-ALE) -2ns.min ALE th(BCLK-CS) td(BCLK-CS) 0ns.min 18ns.max*1 CSi th(RD-CS) tcyc 0ns.min td(BCLK-AD) th(BCLK-AD) 18ns.max*1 0ns.min ADi BHE td(BCLK-RD) 18ns.max th(RD-AD) 0ns.min tac2(RD-DB)*2 th(BCLK-RD) RD -3ns.min tac2(AD-DB)*2 DB Hi-Z tsu(DB-BCLK) th(RD-DB) 30ns.min*1 0ns.min *1:It is a guarantee value with being alone. 35ns.max garantees as td(BCLK-AD)+tsu(DB-BCLK). *2:It depends on operation frequency. tac2(RD-DB)=(tcyc/2-35)ns.max tac2(AD-DB)=(tcyc-35)ns.max Write Timing BCLK td(BCLK-ALE) 18ns.max th(BCLK-ALE) -2ns.min ALE th(BCLK-CS) td(BCLK-CS) 0ns.min 18ns.max CSi th(WR-CS)*3 tcyc td(BCLK-AD) ADi BHE th(BCLK-AD) 18ns.max 0ns.min td(BCLK-WR) 18ns.max tw(WR)*3 WR,WRL, WRH th(WR-AD)*3 th(BCLK-WR) 0ns.min td(DB-WR)*3 th(WR-DB)*3 DBi *3:It depends on operation frequency. td(DB-WR)=(tcyc-20)ns.min th(WR-DB)=(tcyc/2-10)ns.min th(WR-AD)=(tcyc/2-10)ns.min th(WR-CS)=(tcyc/2-10)ns.min tw(WR)=(tcyc/2-15)ns.min Measuring conditions * VCC=3V10% * Input timing voltage :Determined with VIH=1.5V, VIL=0.5V * Output timing voltage :Determined with VOH=1.5V, VOL=1.5V Figure 1.32.10. VCC=3V timing diagram (1) 373 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) Vcc=3V Memory expansion Mode and Microprocessor Mode (with wait) Read Timing BCLK 18ns.max td(BCLK-ALE) th(BCLK-ALE) -2ns.min ALE CSi td(BCLK-CS) th(BCLK-CS) 18ns.max*1 0ns.min th(RD-CS) tcyc 0ns.min th(BCLK-AD) td(BCLK-AD) 18ns.max*1 ADi BHE 0ns.min td(BCLK-RD) 18ns.max th(RD-AD) 0ns.min RD th(BCLK-RD) tac2(RD-DB)*2 -3ns.min tac2(AD-DB)*2 DB Hi-Z tsu(DB-BCLK) 30ns.min*1 th(RD-DB) 0ns.min *1:It is a guarantee value with being alone. 35ns.max garantees as td(BCLK-AD)+tsu(DB-BCLK). *2:It depends on operation frequency. tac2(RD-DB)=(tcyc/2 x m-35)ns.max (m=3, 5 and 7 when 1 wait, 2 wait and 3 wait, respectively.) tac2(AD-DB)=(tcyc x n-35)ns.max (n=2, 3 and 4 when 1 wait, 2 wait and 3 wait, respectively.) Write Timing BCLK 18ns.max td(BCLK-ALE) th(BCLK-ALE) -2ns.min ALE th(BCLK-CS) td(BCLK-CS) 0ns.min 18ns.max CSi th(WR-CS)*3 tcyc td(BCLK-AD) th(BCLK-AD) 18ns.max 0ns.min ADi BHE td(BCLK-WR) WR,WRL, WRH 18ns.max tw(WR)*3 th(WR-AD)*3 th(BCLK-WR) td(DB-WR) *3 0ns.min th(WR-DB)*3 DBi *3:It depends on operation frequency. Measuring conditions td(DB-WR)=(tcyc x n-20)ns.min * VCC=3V10% (n=1, 2 and 3 when 1 wait, 2 wait and 3 wait, respectively.) * Input timing voltage th(WR-DB)=(tcyc/2-10)ns.min :Determined with VIH=1.5V, VIL=0.5V th(WR-AD)=(tcyc/2-10)ns.min * Output timing voltage th(WR-CS)=(tcyc/2-10)ns.min tw(WR)=(tcyc/2 x n-15)ns.min :Determined with VOH=1.5V, VOL=1.5V (n=1, 3 and 5 when 1 wait, 2 wait and 3 wait, respectively.) Figure 1.32.11. VCC=3V timing diagram (2) 374 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) Vcc=3V Memory expansion Mode and Microprocessor Mode (When accessing external memory area with wait, and select multiplexed bus) Read Timing BCLK td(BCLK-ALE) th(BCLK-ALE) 18ns.max -2ns.min ALE th(BCLK-CS) tcyc td(BCLK-CS) 0ns.min 18ns.max th(RD-CS)*1 CSi td(AD-ALE)*1 th(ALE-AD)*1 ADi /DBi Address th(RD-DB) 8ns.max td(BCLK-AD) ADi BHE tsu(DB-BCLK) tac3(AD-DB)*1 0ns.min th(BCLK-AD) 30ns.min tac3(RD-DB)*1 18ns.max Address Data input tdz(RD-AD) td(BCLK-RD) th(BCLK-RD) 18ns.max 0ns.min th(RD-AD)*1 -3ns.min RD *1:It depends on operation frequency. td(AD-ALE)=(tcyc/2-20)ns.min th(ALE-AD)=(tcyc/2-10)ns.min, th(RD-AD)=(tcyc/2-10)ns.min, th(RD-CS)=(tcyc/2-10)ns.min tac3(RD-DB)=(tcyc/2 x m-35)ns.max (m=3 and 5 when 2 wait and 3 wait, respectively.) tac3(AD-DB)=(tcyc/2 x n-35)ns.max (n=5 and 7 when 2 wait and 3 wait, respectively.) Write Timing BCLK td(BCLK-ALE) 18ns.max th(BCLK-ALE) -2ns.min ALE CSi th(BCLK-CS) tcyc td(BCLK-CS) th(WR-CS)*2 18ns.max 0ns.min td(AD-ALE)*2 th(ALE-AD)*2 ADi /DBi th(BCLK-AD) 0ns.min 18ns.max td(BCLK-WR) WR,WRL, WRH th(WR-DB)*2 td(DB-WR)*2 td(BCLK-AD) ADi BHE Address Data output Address 18ns.max *2:It depends on operation frequency. td(AD-ALE)=(tcyc/2-20)ns.min th(ALE-AD)=(tcyc/2-10)ns.min, th(WR-AD)=(tcyc/2-10)ns.min th(WR-CS)=(tcyc/2-10)ns.min, th(WR-DB)=(tcyc/2-10)ns.min td(DB-WR)=(tcyc/2 x m-25)ns.min (m=3 and 5 when 2 wait and 3 wait, respectively.) th(BCLK-WR) th(WR-AD)*2 0ns.min Measuring conditions * VCC=3V10% * Input timing voltage :Determined with VIH=1.5V, VIL=0.5V * Output timing voltage :Determined with VOH=1.5V, VOL=1.5V Figure 1.32.12. VCC=3V timing diagram (3) 375 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) Memory expansion Mode and Microprocessor Mode Vcc=3V (When accessing DRAM area with 2 wait) Read Timing BCLK tcyc td(BCLK-RAD) th(BCLK-RAD) 18ns.max*1 MAi td(BCLK-CAD) th(BCLK-CAD) 18ns.max*1 0ns.min 0ns.min String address Row address th(RAS-RAD)*2 tRP*2 RAS td(BCLK-RAS) 18ns.max*1 th(BCLK-RAS) td(BCLK-CAS) 0ns.min 18ns.max*1 CASL CASH th(BCLK-CAS) 0ns.min DW tac4(CAS-DB)*2 tac4(CAD-DB)*2 tac4(RAS-DB)*2 DB Hi-Z tsu(DB-BCLK) th(CAS-DB) 30ns.min*1 0ns.min *1:It is a guarantee value with being alone. 35ns.max garantees as follows: td(BCLK-RAS) + tsu(DB-BCLK) td(BCLK-CAS) + tsu(DB-BCLK) td(BCLK-CAD) + tsu(DB-BCLK) *2:It depends on operation frequency. tac4(RAS-DB)=(tcyc/2 x m-35)ns.max (m=3 and 5 when 1 wait and 2 wait, respectively.) tac4(CAS-DB)=(tcyc/2 x n-35)ns.max (n=1 and 3 when 1 wait and 2 wait, respectively.) tac4(CAD-DB)=(tcyc x l-35)ns.max (l=1 and 2 when 1 wait and 2 wait, respectively.) th(RAS-RAD)=(tcyc/2-13)ns.min tRP=(tcyc/2 x 3-20)ns.min Measuring conditions * VCC=3V10% * Input timing voltage :Determined with VIH=1.5V, VIL=0.5V * Output timing voltage :Determined with VOH=1.5V, VOL=1.5V Figure 1.32.13. VCC=3V timing diagram (4) 376 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) Memory expansion Mode and Microprocessor Mode Vcc=3V (When accessing DRAM area with 2 wait) Write Timing BCLK tcyc td(BCLK-RAD) 18ns.max MAi th(BCLK-RAD) 0ns.min th(BCLK-CAD) td(BCLK-CAD) 18ns.max 0ns.min String address Row address tRP*1 th(RAS-RAD)*1 RAS td(BCLK-RAS) td(BCLK-CAS) 18ns.max 18ns.max CASL CASH th(BCLK-RAS) 0ns.min th(BCLK-CAS) td(BCLK-DW) 0ns.min 18ns.max DW th(BCLK-DW) tsu(DB-CAS)*1 -3ns.min Hi-Z DB th(BCLK-DB) -7ns.min *1:It depends on operation frequency. th(RAS-RAD)=(tcyc/2-13)ns.min tRP=(tcyc/2 x 3-20)ns.min tsu(DB-CAS)=(tcyc-20)ns.min Measuring conditions * VCC=3V10% * Input timing voltage :Determined with VIH=1.5V, VIL=0.5V * Output timing voltage :Determined with VOH=1.5V, VOL=1.5V Figure 1.32.14. VCC=3V timing diagram (5) 377 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) Memory expansion Mode and Microprocessor Mode Refresh Timing (CAS before RAS refresh) Vcc=3V BCLK td(BCLK-RAS) tcyc 18ns.max RAS th(BCLK-RAS) tsu(CAS-RAS)*1 CASL CASH 0ns.min td(BCLK-CAS) th(BCLK-CAS) 0ns.min 18ns.max DW *1:It depends on operation frequency. tsu(CAS-RAS)=(tcyc/2-13)ns.min Refresh Timing (Self-refresh) BCLK td(BCLK-RAS) tcyc 18ns.max RAS tsu(CAS-RAS)*1 CASL CASH td(BCLK-CAS) 18ns.max DW *1:It depends on operation frequency. tsu(CAS-RAS)=(tcyc/2-13)ns.min Measuring conditions * VCC=3V10% * Input timing voltage :Determined with VIH=1.5V, VIL=0.5V * Output timing voltage :Determined with VOH=1.5V, VOL=1.5V Figure 1.32.15. VCC=3V timing diagram (6) 378 th(BCLK-RAS) 0ns.min th(BCLK-CAS) 0ns.min nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) tc(TA) tw(TAH) TAiIN input tw(TAL) tc(UP) tw(UPH) TAiOUT input tw(UPL) TAiOUT input (Up/down input) During event counter mode TAiIN input (When count on falling edge is selected) th(TIN-UP) tsu(UP-TIN) TAiIN input (When count on rising edge is selected) tc(TB) tw(TBH) TBiIN input tw(TBL) tc(AD) tw(ADL) ADTRG input tc(CK) tw(CKH) CLKi tw(CKL) th(C-Q) TxDi td(C-Q) tsu(D-C) th(C-D) RxDi tw(INL) INTi input tw(INH) Figure 1.32.16. VCC=3V timing diagram (7) 379 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) Memory Expansion Mode and Microprocessor Mode (Valid only with wait) BCLK RD (Separate bus) WR, WRL, WRH (Separate bus) RD (Multiplexed bus) WR, WRL, WRH (Multiplexed bus) RDY input tsu(RDY-BCLK) th(BCLK-RDY) (Valid with or without wait) BCLK tsu(HOLD-BCLK) th(BCLK-HOLD) HOLD input HLDA output P0, P1, P2, P3, P4, P50 to P52 td(BCLK-HLDA) td(BCLK-HLDA) Hi-Z Measuring conditions : * VCC=3V10% * Input timing voltage : Determined with VIH=2.4V, VIL=0.6V * Output timing voltage : Determined with VOH=1.5V, VOL=1.5V Figure 1.32.17. VCC=3V timing diagram (8) 380 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description (Flash Memory Version) Outline Performance Table 1.33.1 shows the outline performance of the M32C/83 (flash memory version). Table 1.33.1. Outline Performance of the M32C/83 (flash memory version) Item Performance Power supply voltage f(XIN)=30MHz, without wait, 4.2V to 5.5V f(XIN)=20MHz, without wait, 3.0V to 3.6V Program/erase voltage 4.2V to 5.5 V Flash memory operation mode Three modes (parallel I/O, standard serial I/O, CPU rewrite) Erase block division : f(BCLK)=12.5MHz, with one wait : f(BCLK)=6.25MHz, without wait User ROM area See Figure 1.33.3 Boot ROM area One division (8 Kbytes) (Note 1) Program method In units of pages (in units of 256 bytes) Erase method Collective erase/block erase Program/erase control method Program/erase control by software command Protect method Protected for each block by lock bit Number of commands 8 commands Program/erase count 100 times Data holding 10 years ROM code protect Parallel I/O and standard serial modes are supported. Note: The boot ROM area contains a standard serial I/O mode control program which is stored in it when shipped from the factory. This area can be erased and programmed in only parallel I/O mode. The following shows Mitsubishi plans to develop a line of M32C/83 products (flash memory version). (1) ROM capacity (2) Package 100P6S-A ... Plastic molded QFP 100P6Q-A ... Plastic molded QFP 144P6Q-A ... Plastic molded QFP ROM size (Bytes) External ROM 512K M30835FJGP M30833FJFP M30833FJGP 256K 128K Flash memory version Figure 1.33.1. ROM Expansion 381 nt r de pme n o U el v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description (Flash Memory Version) The following lists the M32C/83 products to be supported in the future. Table 1.33.2. Product List ROM capacity Type No M30835FJGP M30833FJGP M30833FJFP As of Nov., 2001 ** ** ** 512 Kbytes RAM capacity 31 Kbytes Package type Remarks 144P6Q-A 100P6Q-A 100P6S-A ** : Under development Type No. M3083 5 F J - XXX FP Package type: FP : Package GP : Package 100P6S-A 100P6Q-A, 144P6Q-A ROM No. Omitted for external ROM version and blank flash memory version ROM capacity: J : 512K bytes Memory type: M : Mask ROM version S : External ROM version F : Flash memory version Shows RAM capacity, pin count, etc (The value itself has no specific meaning) M32C/83 Group M16C Family Figure 1.33.2. Type No., memory size, and package 382 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description (Flash Memory Version) Flash Memory The M32C/83 (flash memory version) contains the flash memory that can be rewritten with a single voltage of 5 V. For this flash memory, three flash memory modes are available in which to read, program, and erase: parallel I/O and standard serial I/O modes in which the flash memory can be manipulated using a programmer and a CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU). Each mode is detailed in the pages to follow. The flash memory is divided into several blocks as shown in Figure 1.33.3, so that memory can be erased one block at a time. Each block has a lock bit to enable or disable execution of an erase or program operation, allowing for data in each block to be protected. In addition to the ordinary user ROM area to store a microcomputer operation control program, the flash memory has a boot ROM area that is used to store a program to control rewriting in CPU rewrite and standard serial I/O modes. This boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory. However, the user can write a rewrite control program in this area that suits the user's application system. This boot ROM area can be rewritten in only parallel I/O mode. 0F8000016 Block 10 : 64K bytes 0F9000016 Block 9 : 64K bytes 0FA000016 Block 8 : 64K bytes 0FB000016 Block 7 : 64K bytes 0FC000016 Block 6 : 64K bytes 0FD000016 0FE000016 Block 5 : 64K bytes Block 4 : 64K bytes 0FF000016 Block 3 : 32K bytes 0FF800016 0FFA00016 0FFC00016 Note 1: The boot ROM area can be rewritten in only parallel input/ output mode. (Access to any other areas is inhibited.) Note 2: To specify a block, use the maximum address in the block that is an even address. Block 2 : 8K bytes Block 1 : 8K bytes Block 0 : 16K bytes 0FFFFFF16 0FFE00016 0FFFFFF16 User ROM area 8K bytes Boot ROM area Figure 1.33.3. Block diagram of flash memory version 383 nt r de pme n U elo v de Rev.B2 for proof reading CPU Rewrite Mode (Flash Memory Version) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Rewrite Mode In CPU rewrite mode, the on-chip flash memory can be operated on (read, program, or erase) under control of the Central Processing Unit (CPU). In CPU rewrite mode, only the user ROM area shown in Figure 1.33.3 can be rewritten; the boot ROM area cannot be rewritten. Make sure the program and block erase commands are issued for only the user ROM area and each block area. The control program for CPU rewrite mode can be stored in either user ROM or boot ROM area. In the CPU rewrite mode, because the flash memory cannot be read from the CPU, the rewrite control program must be transferred to any area other than the internal flash memory before it can be executed. Microcomputer Mode and Boot Mode The control program for CPU rewrite mode must be written into the user ROM or boot ROM area in parallel I/O mode beforehand. (If the control program is written into the boot ROM area, the standard serial I/O mode becomes unusable.) See Figure 1.33.3 for details about the boot ROM area. Normal microcomputer mode is entered when the microcomputer is reset with pulling CNVSS pin low. In this case, the CPU starts operating using the control program in the user ROM area. When the microcomputer is reset by pulling the P55 pin low, the CNVSS pin high, and the P50 pin high, the CPU starts operating using the control program in the boot ROM area. This mode is called the "boot" mode. The control program in the boot ROM area can also be used to rewrite the user ROM area. Block Address Block addresses refer to the maximum even address of each block. These addresses are used in the block erase command, lock bit program command, and read lock status command. Outline Performance of CPU Rewrite Mode In the CPU rewrite mode, the CPU erases, programs and reads the internal flash memory as instructed by software commands. Operations must be executed from a memory other than the internal flash memory, such as the internal RAM. When the CPU rewrite mode select bit (bit 1 at address 037716) is set to "1", transition to CPU rewrite mode occurs and software commands can be accepted. In the CPU rewrite mode, write to and read from software commands and data into even-numbered address ("0" for byte address A0) in 16-bit units. Always write 8-bit software commands into even-numbered address. Commands are ignored with odd-numbered addresses. Use software commands to control program and erase operations. Whether a program or erase operation has terminated normally or in error can be verified by reading the status register. Figure 1.34.1 shows the flash memory control register 0. 384 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Rewrite Mode (Flash Memory Version) Flash memory control register 0 b7 b6 b5 b4 b3 b2 b1 b0 0 Symbol Address When reset FMR0 005716 XX0000012 Bit name Bit symbol Function AA AA A AA A AA A AA A AA A AA A FMR00 RY/BY signal status bit 0: Busy (being written or erased) 1: Ready FMR01 CPU rewrite mode select bit (Note 1) 0: Normal mode (Software commands invalid) 1: CPU rewrite mode (Software commands acceptable) FMR02 Lock bit disable bit (Note 2) 0: Block lock by lock bit data is enabled 1: Block lock by lock bit data is disabled FMR03 Flash memory reset bit (Note 3) 0: Normal operation 1: Reset Reserved bit FMR05 Must always be set to "0" User ROM area select bit ( 0: Boot ROM area is accessed Note 4) (Effective in only 1: User ROM area is accessed boot mode) Noting is assigned. When write, set to "0". When read, their contents are indeterminate. R WW R Note 1: For this bit to be set to "1", the user needs to write a "0" and then a "1" to it in succession. When it is not this procedure, it is not enacted in "1". This is necessary to ensure that no interrupt or DMA transfer will be executed during the interval. Use the control program except in the internal flash memory for write to this bit. Also write to this bit when NMI pin is "H" level. Note 2: For this bit to be set to "1", the user needs to write a "0" and then a "1" to it in succession when the CPU rewrite mode select bit = "1". When it is not this procedure, it is not enacted in "1". This is necessary to ensure that no interrupt or DMA transfer will be executed during the interval. Note 3: Effective only when the CPU rewrite mode select bit = 1. Set this bit to 0 subsequently after setting it to 1 (reset). Note 4: Use the control program except in the internal flash memory for write to this bit. Figure 1.34.1. Flash memory control register Flash memory control register (address 005716) _____ Bit 0 of the flash memory control register 0 is the RY/BY signal status bit used exclusively to read the operating status of the flash memory. During programming and erase operations, it is "0". Otherwise, it is "1". Bit 1 of the flash memory control register 0 is the CPU rewrite mode select bit. The CPU rewrite mode is entered by setting this bit to "1", so that software commands become acceptable. In CPU rewrite mode, the CPU becomes unable to access the internal flash memory directly. Therefore, write bit 1 in an area other than the internal flash memory. To set this bit to "1", it is necessary to write "0" and then write "1" in succession when NMI pin is "H" level. The bit can be set to "0" by only writing a "0" . 385 nt r de pme n U elo v de Rev.B2 for proof reading CPU Rewrite Mode (Flash Memory Version) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bit 2 of the flash memory control register 0 is a lock bit disable bit. By setting this bit to "1", it is possible to disable erase and write protect (block lock) effectuated by the lock bit data. The lock bit disable select bit only disables the lock bit function; it does not change the lock data bit value. However, if an erase operation is performed when this bit ="1", the lock bit data that is "0" (locked) is set to "1" (unlocked) after erasure. To set this bit to "1", it is necessary to write "0" and then write "1" in succession. This bit can be manipulated only when the CPU rewrite mode select bit = "1". Bit 3 of the flash memory control register 0 is the flash memory reset bit used to reset the control circuit of the internal flash memory. This bit is used when exiting CPU rewrite mode and when flash memory access has failed. When the CPU rewrite mode select bit is "1", writing "1" for this bit resets the control circuit. To release the reset, it is necessary to set this bit to "0". Bit 5 of the flash memory control register 0 is a user ROM area select bit which is effective in only boot mode. If this bit is set to "1" in boot mode, the area to be accessed is switched from the boot ROM area to the user ROM area. When the CPU rewrite mode needs to be used in boot mode, set this bit to "1". Note that if the microcomputer is booted from the user ROM area, it is always the user ROM area that can be accessed and this bit has no effect. When in boot mode, the function of this bit is effective regardless of whether the CPU rewrite mode is on or off. Use the control program except in the internal flash memory to rewrite this bit. Figure 1.34.2 shows a flowchart for setting/releasing the CPU rewrite mode. Always perform operation as indicated in these flowcharts. 386 nt r de pme n U elo v de Rev.B2 for proof reading CPU Rewrite Mode (Flash Memory Version) Program in ROM Start Single-chip mode, memory expansion mode, or boot mode Set processor mode register (Note 1) Transfer CPU rewrite mode control program to internal RAM Jump to transferred control program in RAM (Subsequent operations are executed by control program in this RAM) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Program in RAM *1 (Boot mode only) Set user ROM area select bit to "1" Set CPU rewrite mode select bit to "1" (by writing "0" and then "1" in succession)(Note 2) Using software command execute erase, program, or other operation (Set lock bit disable bit as required) Execute read array command or reset flash memory by setting flash memory reset bit (by writing "1" and then "0" in succession) (Note 3) *1 Write "0" to CPU rewrite mode select bit (Boot mode only) Write "0" to user ROM area select bit (Note 4) End Note 1: During CPU rewrite mode, set the main clock frequency as shown below using the main clock division register (address 000C16): 6.25 MHz or less when wait bit (bit 2 at address 000516) = "0" (without internal access wait state) 12.5 MHz or less when wait bit (bit 2 at address 000516) = "1" (with internal access wait state) Note 2: For CPU rewrite mode select bit to be set to "1", the user needs to write a "0" and then a "1" to it in succession. When it is not this procedure, it is not enacted in "1". This is necessary to ensure that no interrupt or DMA transfer will be executed during the interval. Use the program except in the internal flash memory for write to this bit. Also write to this bit when NMI pin is "H" level. Note 3: Before exiting the CPU rewrite mode after completing erase or program operation, always be sure to execute a read array command or reset the flash memory. Note 4: "1" can be set. However, when this bit is "1", user ROM area is accessed. Figure 1.34.2. CPU rewrite mode set/reset flowchart 387 nt r de pme n U elo v de Rev.B2 for proof reading CPU Rewrite Mode (Flash Memory Version) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Precautions on CPU Rewrite Mode Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode. (1) Operation speed During CPU rewrite mode, set the main clock frequency as shown below using the main clock division register (address 000C16): 6.25 MHz or less when wait bit (bit 2 at address 000516) = 0 (without internal access wait state) 12.5 MHz or less when wait bit (bit 2 at address 000516) = 1 (with internal access wait state) (2) Instructions inhibited against use The instructions listed below cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction (3) Interrupts inhibited against use The address match interrupt cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory. If interrupts have their vector in the variable vector table, they can be _______ used by transferring the vector into the RAM area. The NMI and watchdog timer interrupts each can be used to change the CPU rewrite mode select bit forcibly to normal mode (FMR01="0") upon occur_______ rence of the interrupt. Since the rewrite operation is halted when the NMI and watchdog timer interrupts occur, set the CPU rewite mode select bit to "1" and the erase/program operation needs to be performed over again. (4) Reset Reset input is always accepted. (5) Access disable Write CPU rewrite mode select bit and user ROM area select bit in an area other than the internal flash memory. (6) How to access For CPU rewrite mode select bit and lock bit disable bit to be set to "1", the user needs to write a "0" and then a "1" to it in succession. When it is not this procedure, it is not enacted in "1". This is necessary to ensure that no interrupt or DMA transfer will be executed during the interval. Write to the CPU rewrite mode select bit when NMI pin is "H" level. (7)Writing in the user ROM area If power is lost while rewriting blocks that contain the flash rewrite program with the CPU rewrite mode, those blocks may not be correctly rewritten and it is possible that the flash memory can no longer be rewritten after that. Therefore, it is recommended to use the standard serial I/O mode or parallel I/O mode to rewrite these blocks. (8)Using the lock bit To use the CPU rewrite mode, use a boot program that can set and cancel the lock command. 388 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Rewrite Mode (Flash Memory Version) Software Commands Table 1.34.1 lists the software commands available with the M16C/62A (flash memory version). After setting the CPU rewrite mode select bit to 1, write a software command to specify an erase or program operation. Note that when entering a software command, the upper byte (D8 to D15) is ignored. The content of each software command is explained below. Table 1.34.1. List of software commands (CPU rewrite mode) First bus cycle Command Mode Address Second bus cycle Data (D0 to D7) Mode Address Read X Read array Write Read status register Write X 7016 Clear status register Write X 5016 Page program Write X 4116 Write Block erase Write X 2016 Write Erase all unlock block Write X A716 Lock bit program Write X Read lock bit status Write X (Note 3) X (Note 6) Third bus cycle Data (D0 to D7) Data Mode Address (D0 to D7) FF16 SRD (Note 2) WA0 (Note 3) WD0 (Note 3) Write (Note 4) D016 Write X D016 7716 Write BA D016 7116 Read BA D6 BA WA1 WD1 (Note 5) Note 1: When a software command is input, the high-order byte of data (D8 to D15) is ignored. Note 2: SRD = Status Register Data Note 3: WA = Write Address, WD = Write Data WA and WD must be set sequentially from 0016 to FE16 (byte address; however, an even address). The page size is 256 bytes. Note 4: BA = Block Address (Enter the maximum address of each block that is an even address.) Note 5: D6 corresponds to the block lock status. Block not locked when D6 = 1, block locked when D6 = 0. Note 6: X denotes a given address in the user ROM area (that is an even address). Read Array Command (FF16) The read array mode is entered by writing the command code "FF16" in the first bus cycle. When an even address to be read is input in one of the bus cycles that follow, the content of the specified address is read out at the data bus (D0-D15), 16 bits at a time. The read array mode is retained intact until another command is written. Read Status Register Command (7016) When the command code "7016" is written in the first bus cycle, the content of the status register is read out at the data bus (D0-D7) by a read in the second bus cycle. The status register is explained in the next section. Clear Status Register Command (5016) This command is used to clear the bits SR3 to 5 of the status register after they have been set. These bits indicate that operation has ended in an error. To use this command, write the command code "5016" in the first bus cycle. 389 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Rewrite Mode (Flash Memory Version) Page Program Command (4116) Page program allows for high-speed programming in units of 256 bytes. Page program operation starts when the command code "4116" is written in the first bus cycle. In the second bus cycle through the 129th bus cycle, the write data is sequentially written 16 bits at a time. At this time, the addresses A0-A7 need to be incremented by 2 from "0016" to "FE16." When the system finishes loading the data, it starts an auto write operation (data program and verify operation). Whether the auto write operation is completed can be confirmed by reading the status register or the flash memory control register 0. At the same time the auto write operation starts, the read status register mode is automatically entered, so the content of the status register can be read out. The status register bit 7 (SR7) is set to 0 at the same time the auto write operation starts and is returned to 1 upon completion of the auto write operation. In this case, the read status register mode remains active until the Read Array command (FF16) or Read Lock Bit Status command (7116) is written or the flash memory is reset using its reset bit. ____ The RY/BY signal status bit of the flash memory control register 0 is 0 during auto write operation and 1 when the auto write operation is completed as is the status register bit 7. After the auto write operation is completed, the status register can be read out to know the result of the auto write operation. For details, refer to the section where the status register is detailed. Figure 1.34.3 shows an example of a page program flowchart. Each block of the flash memory can be write protected by using a lock bit. For details, refer to the section where the data protect function is detailed. Additional writes to the already programmed pages are prohibited. Start Write 4116 n=0 Write address n and data n n = FE16 n=n+2 NO YES RY/BY signal status bit = 1? YES Check full status Page program completed Figure 1.34.3. Page program flowchart 390 NO nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Rewrite Mode (Flash Memory Version) Block Erase Command (2016/D016) By writing the command code "2016" in the first bus cycle and the confirmation command code "D016" in the second bus cycle that follows to the block address of a flash memory block, the system initiates an auto erase (erase and erase verify) operation. Whether the auto erase operation is completed can be confirmed by reading the status register or the flash memory control register 0. At the same time the auto erase operation starts, the read status register mode is automatically entered, so the content of the status register can be read out. The status register bit 7 (SR7) is set to 0 at the same time the auto erase operation starts and is returned to 1 upon completion of the auto erase operation. In this case, the read status register mode remains active until the Read Array command (FF16) or Read Lock Bit Status command (7116) is written or the flash memory is reset using its reset bit. ____ The RY/BY signal status bit of the flash memory control register 0 is 0 during auto erase operation and 1 when the auto erase operation is completed as is the status register bit 7. After the auto erase operation is completed, the status register can be read out to know the result of the auto erase operation. For details, refer to the section where the status register is detailed. Figure 1.34.4 shows an example of a block erase flowchart. Each block of the flash memory can be protected against erasure by using a lock bit. For details, refer to the section where the data protect function is detailed. Start Write 2016 Write D016 Block address RY/BY signal status bit = 1? NO YES Check full status check Block erase completed Figure 1.34.4. Block erase flowchart 391 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Rewrite Mode (Flash Memory Version) Erase All Unlock Blocks Command (A716/D016) By writing the command code "A716" in the first bus cycle and the confirmation command code "D016" in the second bus cycle that follows, the system starts erasing blocks successively. Whether the erase all unlock blocks command is terminated can be confirmed by reading the status register or the flash memory control register 0, in the same way as for block erase. Also, the status register can be read out to know the result of the auto erase operation. When the lock bit disable bit of the flash memory control register 0 = 1, all blocks are erased no matter how the lock bit is set. On the other hand, when the lock bit disable bit = 0, the function of the lock bit is effective and only nonlocked blocks (where lock bit data = 1) are erased. Lock Bit Program Command (7716/D016) By writing the command code "7716" in the first bus cycle and the confirmation command code "D016" in the second bus cycle that follows to the block address of a flash memory block, the system sets the lock bit for the specified block to 0 (locked). Figure 1.34.5 shows an example of a lock bit program flowchart. The status of the lock bit (lock bit data) can be read out by a read lock bit status command. Whether the lock bit program command is terminated can be confirmed by reading the status register or the flash memory control register 0, in the same way as for page program. For details about the function of the lock bit and how to reset the lock bit, refer to the section where the data protect function is detailed. Start Write 7716 Write D016 block address NO RY/BY signal status bit = 1? YES SR4 = 0? NO YES Lock bit program completed Figure 1.34.5. Lock bit program flowchart 392 Lock bit program in error nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Rewrite Mode (Flash Memory Version) Read Lock Bit Status Command (7116) By writing the command code "7116" in the first bus cycle and then the block address of a flash memory block in the second bus cycle that follows, the system reads out the status of the lock bit of the specified block on to the data (D6). Figure 1.34.6 shows an example of a read lock bit program flowchart. Start Write 7116 Enter block address D6 = 0? NO YES Blocks locked Blocks not locked Figure 1.34.6. Read lock bit status flowchart 393 nt r de pme n U elo v de Rev.B2 for proof reading CPU Rewrite Mode (Flash Memory Version) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Data Protect Function (Block Lock) Each block in Figure 1.33.3 has a nonvolatile lock bit to specify that the block be protected (locked) against erase/write. The lock bit program command is used to set the lock bit to 0 (locked). The lock bit of each block can be read out using the read lock bit status command. Whether block lock is enabled or disabled is determined by the status of the lock bit and how the flash memory control register 0's lock bit disable bit is set. (1) When the lock bit disable bit = 0, a specified block can be locked or unlocked by the lock bit status (lock bit data). Blocks whose lock bit data = 0 are locked, so they are disabled against erase/write. On the other hand, the blocks whose lock bit data = 1 are not locked, so they are enabled for erase/ write. (2) When the lock bit disable bit = 1, all blocks are nonlocked regardless of the lock bit data, so they are enabled for erase/write. In this case, the lock bit data that is 0 (locked) is set to 1 (nonlocked) after erasure, so that the lock bit-actuated lock is removed. Status Register The status register indicates the operating status of the flash memory and whether an erase or program operation has terminated normally or in an error. The content of this register can be read out by only writing the read status register command (7016). Table 1.34.2 details the status register. The status register is cleared by writing the Clear Status Register command (5016). After a reset, the status register is set to "8016." Each bit in this register is explained below. Write state machine (WSM) status (SR7) After power-on, the write state machine (WSM) status is set to 1. The write state machine (WSM) status indicates the operating status of the device, as for output on the ____ RY/BY pin. This status bit is set to 0 during auto write or auto erase operation and is set to 1 upon completion of these operations. Erase status (SR5) The erase status informs the operating status of auto erase operation to the CPU. When an erase error occurs, it is set to 1. The erase status is reset to 0 when cleared. 394 nt r de pme n U elo v de Rev.B2 for proof reading CPU Rewrite Mode (Flash Memory Version) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Program status (SR4) The program status informs the operating status of auto write operation to the CPU. When a write error occurs, it is set to 1. The program status is reset to 0 when cleared. When an erase command is in error (which occurs if the command entered after the block erase command (2016) is not the confirmation command (D016), both the program status and erase status (SR5) are set to 1. When the program status or erase status = 1, the following commands entered by command write are not accepted. Also, in one of the following cases, both SR4 and SR5 are set to 1 (command sequence error): (1) When the valid command is not entered correctly (2) When the data entered in the second bus cycle of lock bit program (7716/D016), block erase (2016/D016), or erase all unlock blocks (A716/D016) is not the D016 or FF16. However, if FF16 is entered, read array is assumed and the command that has been set up in the first bus cycle is canceled. Block status after program (SR3) If excessive data is written (phenomenon whereby the memory cell becomes depressed which results in data not being read correctly), "1" is set for the program status after-program at the end of the page write operation. In other words, when writing ends successfully, "8016" is output; when writing fails, "9016" is output; and when excessive data is written, "8816" is output. Table 1.34.2. Definition of each bit in status register Definition Each bit of SRD Status name "1" "0" Ready Busy - - SR7 (bit7) Write state machine (WSM) status SR6 (bit6) Reserved SR5 (bit5) Erase status Terminated in error Terminated normally SR4 (bit4) Program status Terminated in error Terminated normally SR3 (bit3) Block status after program Terminated in error Terminated normally SR2 (bit2) Reserved - - SR1 (bit1) Reserved - - SR0 (bit0) Reserved - - 395 nt r de pme n U elo v de Rev.B2 for proof reading CPU Rewrite Mode (Flash Memory Version) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Full Status Check By performing full status check, it is possible to know the execution results of erase and program operations. Figure 1.34.7 shows a full status check flowchart and the action to be taken when each error occurs. Read status register SR4=1 and SR5 =1 ? YES Command sequence error Execute the clear status register command (5016) to clear the status register. Try performing the operation one more time after confirming that the command is entered correctly. Block erase error Should a block erase error occur, the block in error cannot be used. NO SR5=0? NO YES SR4=0? NO Program error (page or lock bit) YES SR3=0? NO YES Program error (block) Execute the read lock bit status command (7116) to see if the block is locked. After removing lock, execute write operation in the same way. If the error still occurs, the page in error cannot be used. After erasing the block in error, execute write operation one more time. If the same error still occurs, the block in error cannot be used. End (block erase, program) Note: When one of SR5 to SR3 is set to 1, none of the page program, block erase, erase all unlock blocks and lock bit program commands is accepted. Execute the clear status register command (5016) before executing these commands. Figure 1.34.7. Full status check flowchart and remedial procedure for errors 396 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Functions To Inhibit Rewriting Flash Memory (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Functions To Inhibit Rewriting Flash Memory Version To prevent the contents of the flash memory version from being read out or rewritten easily, the device incorporates a ROM code protect function for use in parallel I/O mode and an ID code check function for use in standard serial I/O mode. ROM code protect function The ROM code protect function reading out or modifying the contents of the flash memory version by using the ROM code protect control address (0FFFFFF16) during parallel I/O mode. Figure 1.34.8 shows the ROM code protect control address (0FFFFFF16). (This address exists in the user ROM area.) If one of the pair of ROM code protect bits is set to 0, ROM code protect is turned on, so that the contents of the flash memory version are protected against readout and modification. ROM code protect is implemented in two levels. If level 2 is selected, the flash memory is protected even against readout by a shipment inspection LSI tester, etc. When an attempt is made to select both level 1 and level 2, level 2 is selected by default. If both of the two ROM code protect reset bits are set to "00," ROM code protect is turned off, so that the contents of the flash memory version can be read out or modified. Once ROM code protect is turned on, the contents of the ROM code protect reset bits cannot be modified in parallel I/O mode. Use the serial I/ O or some other mode to rewrite the contents of the ROM code protect reset bits. ROM code protect control address b7 b6 b5 b4 b3 b2 b1 b0 1 1 Symbol ROMCP Address 0FFFFFF16 When reset FF16 Bit name Bit symbol Reserved bit Function Always set this bit to 1. ROM code protect level 2 set bit (Note 1, 2) b3 b2 ROMCP2 ROM code protect reset bit (Note 3) b5 b4 ROMCR ROMCP1 ROM code protect level 1 set bit (Note 1) b7 b6 00: Protect enabled 01: Protect enabled 10: Protect enabled 11: Protect disabled 00: Protect removed 01: Protect set bit effective 10: Protect set bit effective 11: Protect set bit effective 00: Protect enabled 01: Protect enabled 10: Protect enabled 11: Protect disabled Note 1: When ROM code protect is turned on, the on-chip flash memory is protected against readout or modification in parallel input/output mode. Note 2: When ROM code protect level 2 is turned on, ROM code readout by a shipment inspection LSI tester, etc. also is inhibited. Note 3: The ROM code protect reset bits can be used to turn off ROM code protect level 1 and ROM code protect level 2. However, since these bits cannot be changed in parallel input/ output mode, they need to be rewritten in serial input/output or some other mode. Figure 1.34.8. ROM code protect control address 397 nt r de pme n U elo v de Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Functions To Inhibit Rewriting Flash Memory (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ID Code Check Function Use this function in standard serial I/O mode. When the contents of the flash memory are not blank, the ID code sent from the peripheral unit is compared with the ID code written in the flash memory to see if they match. If the ID codes do not match, the commands sent from the peripheral unit are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 0FFFFDF16, 0FFFFE316, 0FFFFEB16, 0FFFFEF16, 0FFFFF316, 0FFFFF716, and 0FFFFFB16. Write a program which has had the ID code preset at these addresses to the flash memory. Address 0FFFFDC16 to 0FFFFDF16 ID1 Undefined instruction vector 0FFFFE016 to 0FFFFE316 ID2 Overflow vector 0FFFFE416 to 0FFFFE716 BRK instruction vector 0FFFFE816 to 0FFFFEB16 ID3 Address match vector 0FFFFEC16 to 0FFFFEF16 ID4 0FFFFF016 to 0FFFFF316 ID5 Watchdog timer vector 0FFFFF416 to 0FFFFF716 ID6 0FFFFF816 to 0FFFFFB16 ID7 0FFFFFC16 to 0FFFFFF16 NMI vector Reset vector 4 bytes Figure 1.34.9. ID code store addresses 398 n r de me Un elop v de t Rev.B2 for proof reading Appendix Parallel I/O Mode (Flash Memory Version) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Parallel I/O Mode In this mode, the M32C/83 (flash memory version) operates in a manner similar to the flash memory M5M29FB/T800 from Mitsubishi. Since there are some differences with regard to the functions not available with the microcomputer and matters related to memory capacity, the M32C/83 cannot be programed by a programer for the flash memory. Use an exclusive programer supporting M32C/83 (flash memory version). Refer to the instruction manual of each programer maker for the details of use. User ROM and Boot ROM Areas In parallel I/O mode, the user ROM and boot ROM areas shown in Figure 1.33.3 can be rewritten. Both areas of flash memory can be operated on in the same way. Program and block erase operations can be performed in the user ROM area. The user ROM area and its blocks are shown in Figure 1.33.3. The boot ROM area is 8 Kbytes in size. In parallel I/O mode, it is located at addresses 0FFE00016 through 0FFFFFF16. Make sure program and block erase operations are always performed within this address range. (Access to any location outside this address range is prohibited.) In the boot ROM area, an erase block operation is applied to only one 8 Kbyte block. The boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the Mitsubishi factory. Therefore, using the device in standard serial input/output mode, you do not need to write to the boot ROM area. 399 nt r de me Un elop v de Appendix Rev.B2 for proof reading Standard Serial I/O Mode (Flash Memory Version) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Standard serial I/O mode The standard serial I/O mode inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. This I/O is serial. There are actually two standard serial I/O modes: mode 1, which is clock synchronized, and mode 2, which is asynchronized. Both modes require a purpose-specific peripheral unit. The standard serial I/O mode is different from the parallel I/O mode in that the CPU controls flash memory rewrite (uses the CPU's rewrite mode), rewrite data input and so forth. It is started when the reset is re_____ ________ leased, which is done when the P50 (CE) pin is "H" level, the P55 (EPM) pin "L" level and the CNVss pin "H" level. (In the ordinary command mode, set CNVss pin to "L" level.) This control program is written in the boot ROM area when the product is shipped from Mitsubishi. Accordingly, make note of the fact that the standard serial I/O mode cannot be used if the boot ROM area is rewritten in the parallel I/O mode. Figures 1.35.1 to 1.35.3 show the pin connections for the standard serial I/O mode. Serial data I/O uses UART1 and transfers the data serially in 8-bit units. Standard serial I/O switches between mode 1 (clock synchronized) and mode 2 (clock asynchronized) according to the level of CLK1 pin when the reset is released. To use standard serial I/O mode 1 (clock synchronized), set the CLK1 pin to "H" level and the TxD1 pin to "L" level, and release the reset. The CLK1 pin is connected to Vcc via pull-up resistance and the TxD1 is connected to Vss via pull-down resistance. The operation uses the four UART1 pins CLK1, RxD1, TxD1 and RTS1 (BUSY). The CLK1 pin is the transfer clock input pin through which an external transfer clock is input. The TxD1 pin is for CMOS output. The RTS1 (BUSY) pin outputs an "L" level when ready for reception and an "H" level when reception starts. To use standard serial I/O mode 2 (clock asynchronized), set the CLK1 pin to "L" level and release the reset. The operation uses the two UART1 pins RxD1 and TxD1. In the standard serial I/O mode, only the user ROM area indicated in Figure 1.35.20 can be rewritten. The boot ROM cannot. In the standard serial I/O mode, a 7-byte ID code is used. When there is data in the flash memory, commands sent from the peripheral unit (programmer) are not accepted unless the ID code matches. 400 nt r de pme n o U el v de Appendix Rev.B2 for proof reading Standard Serial I/O Mode (Flash Memory Version) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Pin functions (Flash memory standard serial I/O mode) Pin Name Description I/O Apply 4.2V to 5.5V to Vcc pin and 0 V to Vss pin. VCC,VSS Power input CNVSS CNVSS I Connect to Vcc pin. RESET Reset input I Reset input pin. While reset is "L" level, a 20 cycle or longer clock must be input to XIN pin. XIN Clock input I XOUT Clock output O Connect a ceramic resonator or crystal oscillator between XIN and XOUT pins. To input an externally generated clock, input it to XIN pin and open XOUT pin. BYTE BYTE I Connect this pin to Vcc or Vss. AVCC, AVSS Analog power supply input I Connect AVSS to Vss and AVcc to Vcc, respectively. VREF Reference voltage input I Enter the reference voltage for A-D converter from this pin. P00 to P07 Input port P0 I P10 to P17 Input port P1 I P20 to P27 Input port P2 I P30 to P37 Input port P3 I P40 to P47 Input port P4 I P51 to P54, P56, P57 Input port P5 I P50 CE input I P55 EPM input I P60 to P63 Input port P6 I P64 BUSY output O Standard serial mode 1: BUSY signal output pin Standard serial mode 2: Monitors the program operation check P65 SCLK input I Standard serial mode 1: Serial clock input pin Standard serial mode 2: Input "L" level signal. P66 RxD input I P67 TxD output O P70 to P77 Input port P7 I P80 to P84, P86, P87 Input port P8 I P85 NMI input I P90 to P97 Input port P9 I P100 to P107 Input port P10 I P110 to P114 Input port P11 I P120 to P127 Input port P12 I P130 to P137 Input port P13 I P140 to P146 Input port P14 I P150 to P157 Input port P15 I Input "H" or "L" level signal or open. Input "H" or "L" level signal or open. Input "H" or "L" level signal or open. Input "H" or "L" level signal or open. Input "H" or "L" level signal or open. Input "H" or "L" level signal or open. Input "H" level signal. Input "L" level signal. Input "H" or "L" level signal or open. Serial data input pin Serial data output pin. When using standard serial mode 1, an "L" level must be input to TxD pin while the RESET pin is "L". For this reason, this pin should be pulled down. After being reset, this pin functions as a data output pin. Thus adjust pull-down resistance value with the system not to affect data transfer. Input "H" or "L" level signal or open. Input "H" or "L" level signal or open. Connect this pin to Vcc. Input "H" or "L" level signal or open. Input "H" or "L" level signal or open. Input "H" or "L" level signal or open. (Note) Input "H" or "L" level signal or open. (Note) Input "H" or "L" level signal or open. (Note) Input "H" or "L" level signal or open. (Note) Input "H" or "L" level signal or open. (Note) Note: Port P11 to P15 exist in 144-pin version. 401 nt r de me Un elop v de Appendix Rev.B2 for proof reading Mitsubishi Microcomputers Standard Serial I/O Mode (Flash Memory Version) Mode setting Signal CNVss EPM RESET CE M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Value Vcc Vss Vss >> Vcc Vcc 81 82 83 84 85 86 87 88 89 90 91 92 Connect oscillation circuit M32C/83(100-pin) Group Flash Memory Version (100P6S) 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 SCLK TxD 402 CE EPM BUSY RxD Vss Vcc Figure 1.35.1. Pin connections for standard serial I/O mode (1) 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 RESET 93 94 95 96 97 98 99 100 CNVss nt r de pme n o U el v de Appendix Rev.B2 for proof reading Mitsubishi Microcomputers Standard Serial I/O Mode (Flash Memory Version) Mode setting Signal CNVss EPM RESET CE M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Value Vcc Vss Vss >> Vcc Vcc Connect oscillation circuit M32C/83(100-pin) Group Flash Memory Version (100P6Q) 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 RESET 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 CNVSS 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 CE BUSY RX D VSS VCC EPM SCLK TX D Figure 1.35.2. Pin connections for standard serial I/O mode (2) 403 nt r de me Un elop v de Appendix Rev.B2 for proof reading Standard Serial I/O Mode (Flash Memory Version) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Mode setting Signal Value CNVss Vcc EPM Vss RESET CE Vss >> Vcc Vcc 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 109 110 72 71 111 112 70 69 113 68 67 114 115 66 65 116 117 CE 64 118 119 63 62 120 121 61 60 122 123 59 58 M32C/83(144-pin) Group Flash Memory Version (144P6Q) 124 125 126 127 128 129 130 57 56 55 54 52 51 131 132 50 49 133 134 48 47 135 46 45 136 137 EPM 53 44 43 138 139 BUSY 42 SCLK 140 141 41 40 RxD 142 143 39 38 TxD 144 37 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 VCC VSS Connect oscillation circuit RESET CNVSS Figure 1.35.3. Pin connections for standard serial I/O mode (3) 404 n r de me Un elop v de t Rev.B2 for proof reading Appendix Standard Serial I/O Mode 1 (Flash Memory Version) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Overview of standard serial I/O mode 1 (clock synchronized) In standard serial I/O mode 1, software commands, addresses and data are input and output between the MCU and peripheral units (serial programer, etc.) using 4-wire clock-synchronized serial I/O (UART1). Standard serial I/O mode 1 is engaged by releasing the reset with the P65 (CLK1) pin "H" level. In reception, software commands, addresses and program data are synchronized with the rise of the transfer clock that is input to the CLK1 pin, and are then input to the MCU via the RxD1 pin. In transmission, the read data and status are synchronized with the fall of the transfer clock, and output from the TxD1 pin. The TxD1 pin is for CMOS output. Transfer is in 8-bit units with LSB first. When busy, such as during transmission, reception, erasing or program execution, the RTS1 (BUSY) pin is "H" level. Accordingly, always start the next transfer after the RST1 (BUSY) pin is "L" level. Also, data and status registers in memory can be read after inputting software commands. Status, such as the operating state of the flash memory or whether a program or erase operation ended successfully or not, can be checked by reading the status register. Here following are explained software commands, status registers, etc. 405 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 1 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Software Commands Table 1.35.1 lists software commands. In the standard serial I/O mode 1, erase operations, programs and reading are controlled by transferring software commands via the RxD1 pin. Software commands are explained here below. Table 1.35.1. Software commands (Standard serial I/O mode 1) Control command 1st byte transfer 2nd byte 3rd byte 4th byte 5th byte 6th byte 1 Page read FF16 Address (middle) Address (high) Data output Data output Data output Data output to 259th byte 2 Page program 4116 Address (middle) Address (high) Data input Data input Data input Data input to 259th byte 3 Block erase 2016 Address (high) D016 4 Erase all unlocked blocks A716 Address (middle) D016 5 Read status register 7016 SRD output SRD1 output 6 Clear status register 5016 7 Read lock bit status 7116 Address (middle) Address (high) Lock bit data output 8 Lock bit program 7716 Address (middle) Address (high) D016 9 Lock bit enable 7A16 10 Lock bit disable 7516 Address (high) Checksum F516 Address (low) 12 Download function Address (middle) Size FA16 Size (low) (high) 13 Version data output function FB16 Version data output Version data output Version data output 14 Boot ROM area output function FC16 Address (middle) Address (high) Data output 15 Read check data Check FD16 data (low) 11 Code processing function Check data (high) When ID is not verified Not acceptable Not acceptable Not acceptable Not acceptable Acceptable Not acceptable Not acceptable Not acceptable Not acceptable Not acceptable ID size ID1 To Data required input number of times Version Version data data output output Data output Data output To ID7 Version data output to 9th byte Data output to 259th byte Acceptable Not acceptable Acceptable Not acceptable Not acceptable Note 1: Shading indicates transfer from flash memory microcomputer to peripheral unit. All other data is transferred from the peripheral unit to the flash memory microcomputer. Note 2: SRD refers to status register data. SRD1 refers to status register data1 . Note 3: All commands can be accepted when the flash memory is totally blank. 406 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 1 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Page Read Command This command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page read command as explained here following. (1) Transfer the "FF16" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) From the 4th byte onward, data (D0-D7) for the page (256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first in sync with the rise of the clock. CLK1 RxD1 (M32C reception data) TxD1 (M32C transmit data) FF16 A8 to A15 A16 to A23 data0 data255 RTS1(BUSY) Figure 1.35.4. Timing for page read Page Program Command This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page program command as explained here following. (1) Transfer the "4116" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) From the 4th byte onward, as write data (D0-D7) for the page (256 bytes) specified with addresses A8 to A23 is input sequentially from the smallest address first, that page is automatically written. When reception setup for the next 256 bytes ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. The result of the page program can be known by reading the status register. For more information, see the section on the status register. Each block can be write-protected with the lock bit. For more information, see the section on the data protection function. Additional writing is not allowed with already programmed pages. 407 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 1 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CLK1 RxD1 (M32C reception data) 4116 A8 to A15 A16 to A23 data0 data255 TxD1 (M32C transmit data) RTS1(BUSY) Figure 1.35.5. Timing for the page program Block Erase Command This command erases the data in the specified block. Execute the block erase command as explained here following. (1) Transfer the "2016" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, the erase operation will start for the specified block in the flash memory. Write the highest address of the specified block for addresses A16 to A23. When block erasing ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. After block erase ends, the result of the block erase operation can be known by reading the status register. For more information, see the section on the status register. Each block can be erase-protected with the lock bit. For more information, see the section on the data protection function. CLK1 RxD1 (M32C reception data) 2016 TxD1 (M32C transmit data) RTS1(BUSY) Figure 1.35.6. Timing for block erasing 408 A8 to A15 A16 to A23 D016 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 1 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Erase All Unlocked Blocks Command This command erases the content of all blocks. Execute the erase all unlocked blocks command as explained here following. (1) Transfer the "A716" command code with the 1st byte. (2) Transfer the verify command code "D016" with the 2nd byte. With the verify command code, the erase operation will start and continue for all blocks in the flash memory. When block erasing ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. The result of the erase operation can be known by reading the status register. Each block can be erase-protected with the lock bit. For more information, see the section on the data protection function. CLK1 RxD1 (M32C reception data) A716 D016 TxD1 (M32C transmit data) RTS1(BUSY) Figure 1.35.7. Timing for erasing all unlocked blocks Read Status Register Command This command reads status information. When the "7016" command code is sent with the 1st byte, the contents of the status register (SRD) specified with the 2nd byte and the contents of status register 1 (SRD1) specified with the 3rd byte are read. CLK1 RxD1 (M32C reception data) 7016 TxD1 (M32C transmit data) SRD output SRD1 output RTS1(BUSY) Figure 1.35.8. Timing for reading the status register 409 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 1 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clear Status Register Command This command clears the bits (SR3-SR5) which are set when the status register operation ends in error. When the "5016" command code is sent with the 1st byte, the aforementioned bits are cleared. When the clear status register operation ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. CLK1 RxD1 (M32C reception data) 5016 TxD1 (M32C transmit data) RTS1(BUSY) Figure 1.35.9. Timing for clearing the status register Read Lock Bit Status Command This command reads the lock bit status of the specified block. Execute the read lock bit status command as explained here following. (1) Transfer the "7116" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) The lock bit data of the specified block is output with the 4th byte. The 6th bit (D6) of output data is the lock bit data. Write the highest address of the specified block for addresses A8 to A23. CLK1 RxD1 (M32C reception data) 7116 TxD1 (M32C transmit data) RTS1(BUSY) Figure 1.35.10. Timing for reading lock bit status 410 A8 to A15 A16 to A23 DQ6 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 1 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Lock Bit Program Command This command writes "0" (lock) for the lock bit of the specified block. Execute the lock bit program command as explained here following. (1) Transfer the "7716" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, "0" is written for the lock bit of the specified block. Write the highest address of the specified block for addresses A8 to A23. When writing ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. Lock bit status can be read with the read lock bit status command. For information on the lock bit function, reset procedure and so on, see the section on the data protection function. CLK1 RxD1 (M32C reception data) 7716 A8 to A15 A16 to A23 D016 TxD1 (M32C transmit data) RTS1(BUSY) Figure 1.35.11. Timing for the lock bit program Lock Bit Enable Command This command enables the lock bit in blocks whose bit was disabled with the lock bit disable command. The command code "7A16" is sent with the 1st byte of the serial transmission. This command only enables the lock bit function; it does not set the lock bit itself. CLK1 RxD1 (M32C reception data) 7A16 TxD1 (M32C transmit data) RTS1(BUSY) Figure 1.35.12. Timing for enabling the lock bit 411 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 1 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Lock Bit Disable Command This command disables the lock bit. The command code "7516" is sent with the 1st byte of the serial transmission. This command only disables the lock bit function; it does not set the lock bit itself. However, if an erase command is executed after executing the lock bit disable command, "0" (locked) lock bit data is set to "1" (unlocked) after the erase operation ends. In any case, after the reset is cancelled, the lock bit is enabled. CLK1 RxD1 (M32C reception data) 7516 TxD1 (M32C transmit data) RTS1(BUSY) Figure 1.35.13. Timing for disabling the lock bit ID Check This command checks the ID code. Execute the boot ID check command as explained here following. (1) Transfer the "F516" command code with the 1st byte. (2) Transfer addresses A0 to A7, A8 to A15 and A16 to A23 of the 1st byte of the ID code with the 2nd, 3rd and 4th bytes respectively. (3) Transfer the number of data sets of the ID code with the 5th byte. (4) The ID code is sent with the 6th byte onward, starting with the 1st byte of the code. CLK1 RxD1 (M32C reception data) F516 DF16 TxD1 (M32C transmit data) RTS1(BUSY) Figure 1.35.14. Timing for the ID check 412 FF16 0F16 ID size ID1 ID7 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 1 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Download Command This command downloads a program to the RAM for execution. Execute the download command as explained here following. (1) Transfer the "FA16" command code with the 1st byte. (2) Transfer the program size with the 2nd and 3rd bytes. (3) Transfer the check sum with the 4th byte. The check sum is added to all data sent with the 5th byte onward. (4) The program to execute is sent with the 5th byte onward. When all data has been transmitted, if the check sum matches, the downloaded program is executed. The size of the program will vary according to the internal RAM. CLK1 RxD1 (M32C reception data) Check sum FA16 Program data Program data Data size (low) TxD1 (M32C transmit data) Data size (high) RTS1(BUSY) Figure 1.35.15. Timing for download Version Information Output Command This command outputs the version information of the control program stored in the boot area. Execute the version information output command as explained here following. (1) Transfer the "FB16" command code with the 1st byte. (2) The version information will be output from the 2nd byte onward. This data is composed of 8 ASCII code characters. CLK1 RxD1 (M32C reception data) TxD1 (M32C transmit data) FB16 'V' 'E' 'R' 'X' RTS1(BUSY) Figure 1.35.16. Timing for version information output 413 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 1 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Boot ROM Area Output Command This command outputs the control program stored in the boot ROM area in one page blocks (256 bytes). Execute the boot ROM area output command as explained here following. (1) Transfer the "FC16" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) From the 4th byte onward, data (D0-D7) for the page (256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first, in sync with the rise of the clock. CLK1 RxD1 (M32C reception data) FC16 A8 to A15 TxD1 (M32C transmit data) A16 to A23 data0 data255 RTS1(BUSY) Figure 1.35.17. Timing for boot ROM area output Read Check Data This command reads the check data that confirms that the write data, which was sent with the page program command, was successfully received. (1) Transfer the "FD16" command code with the 1st byte. (2) The check data (low) is received with the 2nd byte and the check data (high) with the 3rd. To use this read check data command, first execute the command and then initialize the check data. Next, execute the page program command the required number of times. After that, when the read check command is executed again, the check data for all of the read data that was sent with the page program command during this time is read. The check data is the result of CRC operation of write data. 414 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 1 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CLK1 RxD1 (M32C reception data) FD16 TxD1 (M32C transmit data) Check data (low) Check data (high) RTS1(BUSY) Figure 1.35.18. Timing for the read check data ID Code When the flash memory is not blank, the ID code sent from the peripheral units and the ID code written in the flash memory are compared to see if they match. If the codes do not match, the command sent from the peripheral units is not accepted. An ID code contains 8 bits of data. Area is, from the 1st byte, addresses 0FFFFDF 16, 0FFFFE3 16, 0FFFFEB 16 , 0FFFFEF 16, 0FFFFF3 16 , 0FFFFF7 16 and 0FFFFFB16. Write a program into the flash memory, which already has the ID code set for these addresses. Address 0FFFFDC16 to 0FFFFDF16 ID1 Undefined instruction vector 0FFFFE016 to 0FFFFE316 ID2 Overflow vector 0FFFFE416 to 0FFFFE716 BRK instruction vector 0FFFFE816 to 0FFFFEB16 ID3 Address match vector 0FFFFEC16 to 0FFFFEF16 ID4 0FFFFF016 to 0FFFFF316 ID5 Watchdog timer vector 0FFFFF416 to 0FFFFF716 ID6 0FFFFF816 to 0FFFFFB16 ID7 0FFFFFC16 to 0FFFFFF16 NMI vector Reset vector 4 bytes Figure 1.35.19. ID code storage addresses 415 n r de me Un elop v de t Rev.B2 for proof reading Appendix Standard Serial I/O Mode 1 (Flash Memory Version) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Data Protection (Block Lock) Each of the blocks in Figure 1.35.20 have a nonvolatile lock bit that specifies protection (block lock) against erasing/writing. A block is locked (writing "0" for the lock bit) with the lock bit program command. Also, the lock bit of any block can be read with the read lock bit status command. Block lock disable/enable is determined by the status of the lock bit itself and execution status of the lock bit disable and lock enable bit commands. (1) After the reset has been cancelled and the lock bit enable command executed, the specified block can be locked/unlocked using the lock bit (lock bit data). Blocks with a "0" lock bit data are locked and cannot be erased or written in. On the other hand, blocks with a "1" lock bit data are unlocked and can be erased or written in. (2) After the lock bit enable command has been executed, all blocks are unlocked regardless of lock bit data status and can be erased or written in. In this case, lock bit data that was "0" before the block was erased is set to "1" (unlocked) after erasing, therefore the block is actually unlocked with the lock bit. 0F8000016 Block 10 : 64K bytes 0F9000016 Block 9 : 64K bytes 0FA000016 Block 8 : 64K bytes 0FB000016 Block 7 : 64K bytes 0FC000016 Block 6 : 64K bytes 0FD000016 0FE000016 Block 5 : 64K bytes Block 4 : 64K bytes 0FF000016 Block 3 : 32K bytes 0FF800016 0FFA00016 0FFC00016 Block 2 : 8K bytes Block 1 : 8K bytes Block 0 : 16K bytes 0FFFFFF16 User ROM area Figure 1.35.20. Blocks in the user area 416 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 1 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Status Register (SRD) The status register indicates operating status of the flash memory and status such as whether an erase operation or a program ended successfully or in error. It can be read by writing the read status register command (7016). Also, the status register is cleared by writing the clear status register command (5016). Table 1.35.2 gives the definition of each status register bit. After clearing the reset, the status register outputs "8016". Table 1.35.2. Status register (SRD) Definition SRD bits Status name "1" SR0 (bit0) Reserved - - SR1 (bit1) Reserved - - SR2 (bit2) Reserved - - SR3 (bit3) Block status after program Terminated in error Terminated normally SR4 (bit4) Program status Terminated in error Terminated normally SR5 (bit5) Erase status Terminated in error Terminated normally SR6 (bit6) Reserved - Busy SR7 (bit7) Write state machine (WSM) status Ready - "0" Program Status After Program (SR3) If excessive data is written (phenomenon whereby the memory cell becomes depressed which results in data not being read correctly), "1" is set for the program status after-program at the end of the page write operation. In other words, when writing ends successfully, "8016" is output; when writing fails, "9016" is output; and when excessive data is written, "8816" is output. If "1" is written for any of the SR5, SR4 or SR3 bits, the page program, block erase, erase all unlocked blocks and lock bit program commands are not accepted. Before executing these commands, execute the clear status register command (5016) and clear the status register. Program Status (SR4) The program status reports the operating status of the auto write operation. If a write error occurs, it is set to "1". When the program status is cleared, it is set to "0". Erase Status (SR5) The erase status reports the operating status of the auto erase operation. If an erase error occurs, it is set to "1". When the erase status is cleared, it is set to "0". Write State Machine (WSM) Status (SR7) The write state machine (WSM) status indicates the operating status of the flash memory. When power is turned on, "1" (ready) is set for it. The bit is set to "0" (busy) during an auto write or auto erase operation, but it is set back to "1" when the operation ends. 417 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 1 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Status Register 1 (SRD1) Status register 1 indicates the status of serial communications, results from ID checks and results from check sum comparisons. It can be read after the SRD by writing the read status register command (7016). Also, status register 1 is cleared by writing the clear status register command (5016). Table 1.35.3 gives the definition of each status register 1 bit. "0016" is output when power is turned ON and the flag status is maintained even after the reset. Table 1.35.3. Status register 1 (SRD1) Definition SRD1 bits Status name "1" "0" SR8 (bit0) Reserved - - SR9 (bit1) Data receive time out Time out Normal operation SR10 (bit2) ID check completed bits 00 01 10 11 SR12 (bit4) Checksum match bit Match Mismatch SR13 (bit5) Reserved - - SR14 (bit6) Reserved - - SR15 (bit7) Boot update completed bit Update completed Not update SR11 (bit3) Not verified Verification mismatch Reserved Verified Data Reception Time Out (SR9) This flag indicates when a time out error is generated during data reception. If this flag is attached during data reception, the received data is discarded and the microcomputer returns to the command wait state. ID Check Completed Bits (SR11 and SR10) These flags indicate the result of ID checks. Some commands cannot be accepted without an ID check. Check Sum Consistency Bit (SR12) This flag indicates whether the check sum matches or not when a program, is downloaded for execution using the download function. Boot Update Completed Bit (SR15) This flag indicates whether the control program was downloaded to the RAM or not, using the download function. 418 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 1 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Full Status Check Results from executed erase and program operations can be known by running a full status check. Figure 1.35.21 shows a flowchart of the full status check and explains how to remedy errors which occur. Read status register SR4=1 and SR5 =1 ? YES Command sequence error Execute the clear status register command (5016) to clear the status register. Try performing the operation one more time after confirming that the command is entered correctly. Block erase error Should a block erase error occur, the block in error cannot be used. NO SR5=0? NO YES SR4=0? NO Execute the read lock bit status command (7116) to see if the block is locked. After removing lock, execute write operation in the same way. If the error still occurs, the page in error cannot be used. Program error (page or lock bit) YES SR3=0? NO YES Program error (block) After erasing the block in error, execute write operation one more time. If the same error still occurs, the block in error cannot be used. End (block erase, program) Note: When one of SR5 to SR3 is set to 1, none of the page program, block erase, erase all unlock blocks and lock bit program commands is accepted. Execute the clear status register command (5016) before executing these commands. Figure 1.35.21. Full status check flowchart and remedial procedure for errors Example Circuit Application for The Standard Serial I/O Mode 1 The below figure shows a circuit application for the standard serial I/O mode 1. Control pins will vary according to peripheral unit (programmer), therefore see the peripheral unit (programmer) manual for more information. Clock input Data output CLK1 TXD1 M32C/83 Flash memory version BUSY output Data input RTS1(BUSY) CNVss RXD1 P50(CE) P55(EPM) NMI (1) Control pins and external circuitry will vary according to peripheral unit (programmer). For more information, see the peripheral unit (programmer) manual. (2) In this example, the microprocessor mode and standard serial I/O mode are switched via a switch. Figure 1.35.22. Example circuit application for the standard serial I/O mode 1 419 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 2 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Overview of standard serial I/O mode 2 (clock asynchronized) In standard serial I/O mode 2, software commands, addresses and data are input and output between the MCU and peripheral units (serial programer, etc.) using 2-wire clock-asynchronized serial I/O (UART1). Standard serial I/O mode 2 is engaged by releasing the reset with the P65 (CLK1) pin "L" level. The TxD1 pin is for CMOS output. Data transfer is in 8-bit units with LSB first, 1 stop bit and parity OFF. After the reset is released, connections can be established at 9,600 bps when initial communications (Figure 1.35.23) are made with a peripheral unit. However, this requires a main clock with a minimum 2 MHz input oscillation frequency. Baud rate can be changed from 9,600 bps to 19,200, 38,400, 57,600 or 115,200 bps by executing software commands. However, communication errors may occur because of the oscillation frequency of the main clock. If errors occur, change the main clock's oscillation frequency and the baud rate. After executing commands from a peripheral unit that requires time to erase and write data, as with erase and program commands, allow a sufficient time interval or execute the read status command and check how processing ended, before executing the next command. Data and status registers in memory can be read after transmitting software commands. Status, such as the operating state of the flash memory or whether a program or erase operation ended successfully or not, can be checked by reading the status register. Here following are explained initial communications with peripheral units, how frequency is identified and software commands. Initial communications with peripheral units After the reset is released, the bit rate generator is adjusted to 9,600 bps to match the oscillation frequency of the main clock, by sending the code as prescribed by the protocol for initial communications with peripheral units (Figure 1.35.23). (1) Transmit "0016" from a peripheral unit 16 times. (The MCU with internal flash memory sets the bit rate generator so that "0016" can be successfully received.) (2) The MCU with internal flash memory outputs the "B016" check code and initial communications end successfully *1. Initial communications must be transmitted at a speed of 9,600 bps and a transfer interval of a minimum 15 ms. Also, the baud rate at the end of initial communications is 9,600 bps. *1. If the peripheral unit cannot receive "B016" successfully, change the oscillation frequency of the main clock. MCU with internal flash memory Peripheral unit Reset (1) Transfer "0016" 16 times At least 15ms transfer interval 1st "0016" 2nd "0016" 15 th "0016" 16th "0016" "B016" (2) Transfer check code "B016" The bit rate generator setting completes (9600bps) Figure 1.35.23. Peripheral unit and initial communication 420 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 2 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER How frequency is identified When "0016" data is received 16 times from a peripheral unit at a baud rate of 9,600 bps, the value of the bit rate generator is set to match the operating frequency (2 - 30 MHz). The highest speed is taken from the first 8 transmissions and the lowest from the last 8. These values are then used to calculate the bit rate generator value for a baud rate of 9,600 bps. Baud rate cannot be attained with some operating frequencies. Table 1.35.4 gives the operation frequency and the baud rate that can be attained for. Table 1.35.4 Operation frequency and the baud rate Operation frequency (MHZ) Baud rate 9,600bps Baud rate 19,200bps Baud rate 38,400bps Baud rate 57,600bps Baud rate 115,200bps 30MHz - 20MHz 16MHZ - 12MHZ - 11MHZ - 10MHZ - 8MHZ - 7.3728MHZ - 6MHZ - - 5MHZ - - 4.5MHZ - 4.194304MHZ - - 4MHZ - - - 3.58MHZ - 3MHZ - - 2MHZ - - - - : Communications possible - : Communications not possible 421 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 2 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Software Commands Table 1.35.5 lists software commands. In the standard serial I/O mode 2, erase operations, programs and reading are controlled by transferring software commands via the RxD1 pin. Standard serial I/O mode 2 adds five transmission speed commands - 9,600, 19,200, 38,400, 57,600 and 115,200 bps - to the software commands of standard serial I/O mode 1. Software commands are explained here below. Table 1.35.5. Software commands (Standard serial I/O mode 2) Control command 1st byte transfer 2nd byte 3rd byte 4th byte 5th byte 6th byte 1 Page read FF16 Address (middle) Address (high) Data output Data output Data output 2 Page program 4116 Address (middle) Address (high) Data input Data input Data input 3 Block erase 2016 Address (high) D016 4 Erase all unlocked blocks A716 Address (middle) D016 5 Read status register 7016 SRD output SRD1 output 6 Clear status register 5016 7 Read lock bit status 7116 Address (middle) Address (high) 8 Lock bit program 7716 Address (middle) Address (high) 9 Lock bit enable 7A16 10 Lock bit disable 7516 Address (low) 12 Download function Address (middle) Size FA16 Size (low) (high) 13 Version data output function FB16 Version data output Version data output Version data output 14 Boot ROM area output function FC16 Address (middle) Address (high) Data output Address (high) Checksum Not acceptable Not acceptable Not acceptable Acceptable Not acceptable Not acceptable Lock bit data output D016 F516 11 Code processing function Data output to 259th byte Data input to 259th byte When ID is not verified Not acceptable Not acceptable Not acceptable Not acceptable ID size ID1 To Data required input number of times Version Version data data output output Data output Data output To ID7 Version data output to 9th byte Data output to 259th byte Acceptable Not acceptable Acceptable Not acceptable 15 Read check data Check FD16 data (low) 16 Baud rate 9600 B016 B016 Acceptable 17 Baud rate 19200 B116 B116 Acceptable 18 Baud rate 38400 B216 B216 Acceptable 19 Baud rate 57600 B316 B316 Acceptable 20 Baud rate 115200 B416 B416 Acceptable Check data (high) Not acceptable Note 1: Shading indicates transfer from flash memory microcomputer to peripheral unit. All other data is transferred from the peripheral unit to the flash memory microcomputer. Note 2: SRD refers to status register data. SRD1 refers to status register data 1. Note 3: All commands can be accepted when the flash memory is totally blank. 422 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 2 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Page Read Command This command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page read command as explained here following. (1) Transfer the "FF16" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) From the 4th byte onward, data (D0-D7) for the page (256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first in sync with the rise of the clock. RxD1 (M32C reception data) A8 to A15 FF16 A16 to A23 TxD1 (M32C transmit data) data0 data255 Figure 1.35.24. Timing for page read Page Program Command This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page program command as explained here following. (1) Transfer the "4116" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) From the 4th byte onward, as write data (D0-D7) for the page (256 bytes) specified with addresses A8 to A23 is input sequentially from the smallest address first, that page is automatically written. The result of the page program can be known by reading the status register. For more information, see the section on the status register. Each block can be write-protected with the lock bit. For more information, see the section on the data protection function. Additional writing is not allowed with already programmed pages. RxD1 (M32C reception data) 4116 A8 to A15 A16 to A23 data0 data255 TxD1 (M32C transmit data) Figure 1.35.25. Timing for the page program 423 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 2 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Block Erase Command This command erases the data in the specified block. Execute the block erase command as explained here following. (1) Transfer the "2016" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, the erase operation will start for the specified block in the flash memory. Write the highest address of the specified block for addresses A16 to A23. After block erase ends, the result of the block erase operation can be known by reading the status register. For more information, see the section on the status register. Each block can be erase-protected with the lock bit. For more information, see the section on the data protection function. RxD1 (M32C reception data) 2016 A8 to A15 A16 to A23 D016 TxD1 (M32C transmit data) Figure 1.35.26. Timing for block erasing Erase All Unlocked Blocks Command This command erases the content of all blocks. Execute the erase all unlocked blocks command as explained here following. (1) Transfer the "A716" command code with the 1st byte. (2) Transfer the verify command code "D016" with the 2nd byte. With the verify command code, the erase operation will start and continue for all blocks in the flash memory. The result of the erase operation can be known by reading the status register. Each block can be eraseprotected with the lock bit. For more information, see the section on the data protection function. RxD1 (M32C reception data) A716 TxD1 (M32C transmit data) Figure 1.35.27. Timing for erasing all unlocked blocks 424 D016 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 2 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Read Status Register Command This command reads status information. When the "7016" command code is sent with the 1st byte, the contents of the status register (SRD) specified with the 2nd byte and the contents of status register 1 (SRD1) specified with the 3rd byte are read. RxD1 (M32C reception data) 7016 SRD output TxD1 (M32C transmit data) SRD1 output Figure 1.35.28. Timing for reading the status register Clear Status Register Command This command clears the bits (SR3-SR5) which are set when the status register operation ends in error. When the "5016" command code is sent with the 1st byte, the aforementioned bits are cleared. RxD1 (M32C reception data) 5016 TxD1 (M32C transmit data) Figure 1.35.29. Timing for clearing the status register Read Lock Bit Status Command This command reads the lock bit status of the specified block. Execute the read lock bit status command as explained here following. (1) Transfer the "7116" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) The lock bit data of the specified block is output with the 4th byte. The 6th bit (D6) of output data is the lock bit data. Write the highest address of the specified block for addresses A8 to A23. RxD1 (M32C reception data) 7116 TxD1 (M32C transmit data) A8 to A15 A16 to A23 DQ6 Figure 1.35.30. Timing for reading lock bit status 425 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 2 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Lock Bit Program Command This command writes "0" (lock) for the lock bit of the specified block. Execute the lock bit program command as explained here following. (1) Transfer the "7716" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, "0" is written for the lock bit of the specified block. Write the highest address of the specified block for addresses A8 to A23. Lock bit status can be read with the read lock bit status command. For information on the lock bit function, reset procedure and so on, see the section on the data protection function. RxD1 (M32C reception data) 7716 A8 to A15 A16 to A23 D016 TxD1 (M32C transmit data) Figure 1.35.31. Timing for the lock bit program Lock Bit Enable Command This command enables the lock bit in blocks whose bit was disabled with the lock bit disable command. The command code "7A16" is sent with the 1st byte of the serial transmission. This command only enables the lock bit function; it does not set the lock bit itself. RxD1 (M32C reception data) TxD1 (M32C transmit data) Figure 1.35.32. Timing for enabling the lock bit 426 7A16 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 2 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Lock Bit Disable Command This command disables the lock bit. The command code "7516" is sent with the 1st byte of the serial transmission. This command only disables the lock bit function; it does not set the lock bit itself. However, if an erase command is executed after executing the lock bit disable command, "0" (locked) lock bit data is set to "1" (unlocked) after the erase operation ends. In any case, after the reset is cancelled, the lock bit is enabled. RxD1 (M32C reception data) 7516 TxD1 (M32C transmit data) Figure 1.35.33. Timing for disabling the lock bit ID Check This command checks the ID code. Execute the boot ID check command as explained here following. (1) Transfer the "F516" command code with the 1st byte. (2) Transfer addresses A0 to A7, A8 to A15 and A16 to A23 of the 1st byte of the ID code with the 2nd, 3rd and 4th bytes respectively. (3) Transfer the number of data sets of the ID code with the 5th byte. (4) The ID code is sent with the 6th byte onward, starting with the 1st byte of the code. RxD1 (M32C reception data) F516 DF16 FF16 0F16 ID size ID1 ID7 TxD1 (M32C transmit data) Figure 1.35.34. Timing for the ID check 427 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 2 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Download Command This command downloads a program to the RAM for execution. Execute the download command as explained here following. (1) Transfer the "FA16" command code with the 1st byte. (2) Transfer the program size with the 2nd and 3rd bytes. (3) Transfer the check sum with the 4th byte. The check sum is added to all data sent with the 5th byte onward. (4) The program to execute is sent with the 5th byte onward. When all data has been transmitted, if the check sum matches, the downloaded program is executed. The size of the program will vary according to the internal RAM. RxD1 (M32C reception data) Check sum FA16 Program data Program data Data size (low) TxD1 (M32C transmit data) Data size (high) Figure 1.35.35. Timing for download Version Information Output Command This command outputs the version information of the control program stored in the boot area. Execute the version information output command as explained here following. (1) Transfer the "FB16" command code with the 1st byte. (2) The version information will be output from the 2nd byte onward. This data is composed of 8 ASCII code characters. RxD1 (M32C reception data) TxD1 (M32C transmit data) FB16 'V' Figure 1.35.36. Timing for version information output 428 'E' 'R' 'X' n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 2 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Boot ROM Area Output Command This command outputs the control program stored in the boot ROM area in one page blocks (256 bytes). Execute the boot ROM area output command as explained here following. (1) Transfer the "FC16" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) From the 4th byte onward, data (D0-D7) for the page (256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first, in sync with the rise of the clock. CLK1 RxD1 (M32C reception data) FC16 A8 to A15 A16 to A23 TxD1 (M32C transmit data) data0 data255 RTS1(BUSY) Figure 1.35.37. Timing for boot ROM area output Read Check Data This command reads the check data that confirms that the write data, which was sent with the page program command, was successfully received. (1) Transfer the "FD16" command code with the 1st byte. (2) The check data (low) is received with the 2nd byte and the check data (high) with the 3rd. To use this read check data command, first execute the command and then initialize the check data. Next, execute the page program command the required number of times. After that, when the read check command is executed again, the check data for all of the read data that was sent with the page program command during this time is read. The check data is the result of CRC operation of write data. RxD1 (M32C reception data) FD16 TxD1 (M32C transmit data) Check data (low) Check data (high) Figure 1.35.38. Timing for the read check data 429 n r de me Un elop v de t Rev.B2 for proof reading Appendix Standard Serial I/O Mode 2 (Flash Memory Version) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Baud Rate 9600 This command changes baud rate to 9,600 bps. Execute it as follows. (1) Transfer the "B016" command code with the 1st byte. (2) After the "B016" check code is output with the 2nd byte, change the baud rate to 9,600 bps. RxD1 (M32C reception data) B016 TxD1 (M32C transmit data) B016 Figure 1.35.39. Timing of baud rate 9600 Baud Rate 19200 This command changes baud rate to 19,200 bps. Execute it as follows. (1) Transfer the "B116" command code with the 1st byte. (2) After the "B116" check code is output with the 2nd byte, change the baud rate to 19,200 bps. RxD1 (M32C reception data) B116 TxD1 (M32C transmit data) B116 Figure 1.35.40. Timing of baud rate 19200 Baud Rate 38400 This command changes baud rate to 38,400 bps. Execute it as follows. (1) Transfer the "B216" command code with the 1st byte. (2) After the "B216" check code is output with the 2nd byte, change the baud rate to 38,400 bps. RxD1 (M32C reception data) B216 TxD1 (M32C transmit data) Figure 1.35.41. Timing of baud rate 38400 430 B216 n r de me Un elop v de t Rev.B2 for proof reading Appendix Standard Serial I/O Mode 2 (Flash Memory Version) Mitsubishi Microcomputers M32C/83 group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Baud Rate 57600 This command changes baud rate to 57,600 bps. Execute it as follows. (1) Transfer the "B316" command code with the 1st byte. (2) After the "B316" check code is output with the 2nd byte, change the baud rate to 57,600 bps. RxD1 (M32C reception data) B316 TxD1 (M32C transmit data) B316 Figure 1.35.42. Timing of baud rate 57600 Baud Rate 115200 This command changes baud rate to 115,200 bps. Execute it as follows. (1) Transfer the "B416" command code with the 1st byte. (2) After the "B416" check code is output with the 2nd byte, change the baud rate to 19,200 bps. RxD1 (M32C reception data) B416 TxD1 (M32C transmit data) B416 Figure 1.35.43. Timing of baud rate 115200 ID Code When the flash memory is not blank, the ID code sent from the peripheral units and the ID code written in the flash memory are compared to see if they match. If the codes do not match, the command sent from the peripheral units is not accepted. An ID code contains 8 bits of data. Area is, from the 1st byte, addresses 0FFFFDF 16 , 0FFFFE3 16 , 0FFFFEB 16 , 0FFFFEF 16, 0FFFFF3 16 , 0FFFFF7 16 and 0FFFFFB16. Write a program into the flash memory, which already has the ID code set for these addresses. 431 n r de me Un elop v de t Rev.B2 for proof reading Mitsubishi Microcomputers M32C/83 group Appendix Standard Serial I/O Mode 2 (Flash Memory Version) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Address 0FFFFDC16 to 0FFFFDF16 ID1 Undefined instruction vector 0FFFFE016 to 0FFFFE316 ID2 Overflow vector 0FFFFE416 to 0FFFFE716 BRK instruction vector 0FFFFE816 to 0FFFFEB16 ID3 Address match vector 0FFFFEC16 to 0FFFFEF16 ID4 0FFFFF016 to 0FFFFF316 ID5 Watchdog timer vector 0FFFFF416 to 0FFFFF716 ID6 0FFFFF816 to 0FFFFFB16 ID7 0FFFFFC16 to 0FFFFFF16 NMI vector Reset vector 4 bytes Figure 1.35.44. ID code storage addresses Example Circuit Application for The Standard Serial I/O Mode 2 The below figure shows a circuit application for the standard serial I/O mode 2. CLK1 Monitor output RTS1(BUSY) Data input RXD1 Data output TXD1 M32C/80 Flash memory version CNVss NMI P50(CE) P55(EPM) In this example, the microprocessor mode and standard serial I/O mode are switched via a switch. Figure 1.35.45. Example circuit application for the standard serial I/O mode 2 432 REVISION HISTORY Rev. Date M32C/83 GROUP DATA SHEET Description Page Errror Correct 100-pin version is added. B1 1/8/2001 B1 30/8/ 2001 Flash memory version is added. Others 2,3 3 Tables 1.1.1 and 1.1.2 Interrupt: 12 internal/external sources (intelligent I/O and CAN module) Supply voltage Delate 3.0 to 3.6V (f(XIN)=20MHz without wait) add A-D converter 10 bits (8 channels) x 2 circuits, max 26 inputs 10 bits x 2 circuits, standard 10 inputs, max 26 inputs 7 Table 1.1.3 Pin 26 10-12 Figures 1.1.4, 1.1.5, Table 1.1.7 CANIN addition CANIN is added to Pin 17(GP) and pin 19(FP) 11 12 Figure 1.1.5 Pin 97 AN00 Pin 32 (FP) Vcc AN0 Delate 13 Pin 34 (FP) Vss Vcc position to pin 64(FP) Delate Pin 62 Vss position to pin 66(FP) RxD4/SCL4/STxD4 position to pin 98 (FP) Pin 64 Pin 100 AN20 to AN27 AN30 to AN37 AN00 to AN07 AN20 to AN27 14 Table 1.1.5 17 Table1.1.12 P120 to P127 ISCLK description AN10 to AN17 18 Figure 1.1.6 System clock oscillation circuit 28, 29 Figure 1.4.3 (122), (167) (123), (168) Delate AN150 to AN157 PLL oscillation stop detect addition Group0 receive buffer register, Group1 receive buffer register Group0 transmit buffer/receive data register, Group1 transmit buffer/receive data register 46 Note 1: Addresses 03C916, 03CB16 to 03D316 Addresses 03A016, 03A116, 03B916, 03BC16, 03BD16, 03C916, 03CB16 to 03D316 48 70 Figure 1.6.1 Note 2 Figure 1.8.6 When reset of PLL control register 0 Addition. Displase after the former Note 2 72 0X11 0100 Figure 1.8.8 Count value set bit 0011 0100 Division rate select bit Count start bit Count stop/start Operation enable bit Divider stops/starts Note 2 Addition Delate Stop mode is canceled before setting this bit to "1". 76 Line 10 77 135 Line 8 1:Sub clock is selected Figure 1.14.2 Values that can be set Pulse width 1: Clock from ring oscillator is selected modulation mode (8-bit PWM) 0016 to FF16(High-order and low-order address) 0016 to FE16(High-order address) 0016 to FF16(Low- 230 Line 5, Bit 1 TrmActive order address) TrmData 266 Table1.23.11 Waveform generate control register 1when clock synchronous serial I/O 280 When the transfer clock and transfer data are trans- Table1.23.17 Note 1: mission, transfer clock is set to at least 6 divisions of (1/7) REVISION HISTORY Rev. Date M32C/83 GROUP DATA SHEET Description Page Errror Correct the base timer clock. Except this, transfer clock is set to at least 20 divisions of the base timer clock. Addition Note 2 285 284 Figure 1.23.37 Table1.24.1 A-D conversion start condition * Timer B2 interrupt B2 2, 3, 4 Table 1.1.1, 1.1.2 Feb/1/ Clock generating circuit 2002 Power consumption 6,10, 11 Fig 1.1.3-1.1.5 18 Fig 1.1.6 PLL 24 27 28 Delay timing of base timer * Timer B2 interrupt occurrences frequency counter overflow 4 built-in...circuit PLL freq. synthe. 3 built-in clock generation circuits Delete 29mA 44mA 26mA 38mA Note: P70 and P71 are N-channel...output.-> Add System clock generator Delete Oscillation stop detection 7th line Ring oscillator Since the value.....due to the interruption. -> Add Fig 1.4.3 (1) (2) Processor mode register 1 XX00 X000 -> X000 00XX (3) System clock control register 0 (10) Oscillation stop detect register 80 -> 0000 X000 XXXX 0000 -> 00 (17) VDC control register 1 (21) DRAM refresh interval set register Add XXXX ?000 -> ?? (46) CAN interrupt 1 control register (47) CAN interrupt 2 control register Add Add Fig 1.4.3 (2) (70) CAN interrupt 0 control register Add 28-31 Fig 1.4.3(2) (97)-(104), Fig 1.4.3(3) (142)-(149), Fig 1.4.3(4) (187)-(194), Fig 1.4.3(5) (222)-(229) Group 0 -3 time measurement/ waveform generation register 0-7 00 -> ?? 29, 30 Fig 1.4.3(3) (124), Fig 1.4.3(4) (169) Group 0,1 SI/O communication buffer register Fig 1.4.3(3) (125), Fig 1.4.3(4) (170) Group 0,1 receive data register Group 0,1 SI/O receive buffer register Group 0,1 transmit buffer/receive data register (129) Group 0 SI/O comm cont register X000 XXX -> 000 X011 (186) Group 1 SI/O expansion trans cont register 0000 00XX -> 0000 0XXX 31 Fig 1.4.3(5) (238)-(241) Group 3 waveform generate mask register 4-7 32 Fig 1.4.3(6) 33 Fig 1.4.3(7) (309)-(338) (314)-(318),(321),(323),(329),(331),(336) Note added Reset values changed (337) CAN0 clock control register Fig 1.4.3(10) (461) A-D control register 2 CAN0 sleep control register X000 XXX0 -> X000 0000 36 (270)-(308) (270)-(302) 00 -> ?? Note added Reset value changed (2/7) REVISION HISTORY Rev. Date M32C/83 GROUP DATA SHEET Description Page 38 Errror Correct Address 007F16 Address 008116 CAN interrupt 1 control register added CAN interrupt 2 control register added CAN interrupt 0 control register added 61 Address 009D16 (10) Software wait, 11th line SFR area is accessed.....with "2 waits". Fig 1.8.2 System clock control register 0 Add 67 When reset: 0816 Note 3: When selecting fc,.....as input port. 0000 X0002 Delete 79 Fig 1.8.9 Note 7: When using PLL.....cannot be used. Delete 90 110 Fig 1.9.3, Symbol CAN0ICi Table 1.11.1, DMA request factors CANiIC Intelligent I/O interrupt -> add 128 133 Fig 1.12.4, the number of cycles Fig 1.14.3, Timer Ai mode register, MR0 Change Port output.....registers A and B. Table 1.14.1, 1.14.2, 1.14,4, 1.14,5 Port output.....registers A, B and C. 137, TAiOUT pin function Function select register C -> add 138, 142, 144 137 Fig 1.14.7 Timer Ai mode register bit 2 (MR0) Location of Note 3 (b7, b6): 11 Function select register C -> add 10 Fig 1.14.8 Timer Ai mode register bit 2 (MR0) Function select register C -> add 143, 145 Fig 1.14.11, 1.14.12 Timer Ai mode register bit 2 (MR0) Function select register C -> add 10 159 Location of Note 3 (b7, b6): 11 Fig 1.16.5 Timer Ai mode register 161 bit 2 (MR0) Fig 1.16.6 Function select register C -> add Reload register 172 n = 1 to 255 Fig 1.17.4 UARTi transmit/receive control register 0 173 Note 2 Function select register C -> add Fig 1.17.5 UARTi transmit/receive control register 1 199 Function of bit 7: Error signal output enable bit Fig 1.22.1 Clock control register 200 Fig 1.22.3 201 Bit 10 Time stamp count reset bit 5th line: In no case will the CAN module be ..... Time stamp counter reset bit In no case will the CAN be..... 202 Bit 3: BasicCAN mode bit Bit 8,9: Timestamp prescaler bits Bit 3: BasicCAN mode select bit Bit 8, 9: Timestamp prescaler select bits Bit 11, 1st line: Receive Error Counter Transmit Error Counter Receive Error Counter Register Transmit Error Counter Register Fig 1.22.8 bit 4: Reserved bit 6. CAN0 configuration register Sampling number Explanation of Bit 4 -> add 139 209 210 Reload register Time stamp count register Bit 4 0: Forced reset (3/7) Set to "0" Sleep control register Time stamp register 0: Reset requested REVISION HISTORY Rev. Date M32C/83 GROUP DATA SHEET Description Page 211 Errror Correct Note:1 Setting the C0CTLR0 register's Reset0 bit to 1 resets the CAN protocol control unit, with the Note 1: Setting the C0CTLR0 register's Reset0 and Reset1 bits to 1 resets the CAN, and the C0TSR C0TSR register thereby initialized to 000016. Also, setting the TSReset (timestamp count reset) bit to register is thereby initialized to 000016. Also, setting the TSReset (timestamp counter reset) bit to 1 ini- 1 initializes the C0TSR register to 000016 on-thefly (while the CAN protocol control unit remains tializes the C0TSR register to 000016 on-the-fly (while the CAN remains operating; CAN0 status register's operating). State_Reset bit is "0"). 212 Tq period = (C0BRP+1) Tq period = (C0BRP+1)/CPU clock 220 Fig 1.22.19 b0 b2 b2 b1 226 Fig 1.22.25 bit 0 bit 1, When transmit, TrmData Note 2 -> add When transmit, TrmActive bit 3 bit 6, 7, Transmit request flag Note 2 -> add Transmit request bit 229 230, Fig 1.22.26, explanation of function Fig 1.22.27, 1.22.28, 1.22.29 Change 231, 232 Explanation of function Message slot j (j=0 to 15) -> change 233 Fig 1.22.30, CAN0 message slot butter i data m Symbol C0SLOT0_m (m=0 to 3) C0SLOT0_n (n=m+6, m=0 to 3) C0SLOT0_m (m=4 to 7) C0SLOT1_m (m=0 to 3) C0SLOT0_n (n=m+6, m=4 to 7) C0SLOT1_n (n=m+6, m=0 to 3) 235 C0SLOT1_m (m=4 to 7) Table 1.23.1 Group 2, WG register C0SLOT1_n (n=m+6, m=4 to 7) - -> 8chs Group 3 Comm shift register Fig 1.23.5, Group i base timer cont reg 0 16bits x 2chs -> - 240 Delete 245 Bit 2 to bit 6, explanations on fPLL Table 1.23.2, Count reset condition, Group 2, 3 245 (3) Reset request ..... circuit Fig 1.23.10 fPLL (3) Reset request ..... circuit (group 2 only) Delete 246 248 Fig 1.23.11 Fig 1.23.13, the values when reset: 0016 Newly added 000016 249 Table 1.23.3, select function, digital filter function Strips off pulses less than 3 cycles long from f1 Pulses will pass when they match either f1 or the base 250 and the base timerclock. Fig 1.23.14, (c) timerclock 3 times. Change 252 256 Fig 1.23.16, reset values for both registers Fig 1.23.20, When WG register is "xxxb16" 000016 -> XXXX16 When WG register is "xxxa16" 270 Table 1.23.12 Transmission start condition * Write data to transmit buffer register Interrupt request generation timing * Write data to transmit buffer *When transmitting - When SI/O transmit buffer register is..... - When transmit buffer is ..... *When receiving When....to SI/O communication buffer register When.....to SI/O receive buffer register (4/7) REVISION HISTORY Rev. Date M32C/83 GROUP DATA SHEET Description Page Errror Correct 270 Select function This.....TxD pin output and RxD pin input. This.....ISTxD pin output and ISRxD pin input. 271 Table 1.23.13, Transfer clock input *Selects I/O with function..... *Select I/O port with function..... 271 Fig 1.23.31 Write to communication buffer Write to receive buffer 272 (Input to INPC2/ISRxD0 pin) Table 1.23.14 (Input to INPCi2/ISRxDi pin (i=0, 1)) Transmission start condition * Write data to transmit buffer register * Write data to transmit buffer Interrupt request generation timing *When transmitting - When SI/O transmit buffer register is..... *When receiving - When transmit buffer is ..... When....to SI/O communication buffer register Error detection When.....to SI/O receive buffer register * Overrun error: .....before contents of receive buffer register.... .....before contents o SI/O receive buffer register..... 273 Fig 1.23.32 Write to communication buffer Write to receive buffer 273 Fig 1.23.33 (Input to INPC2/ISRxD0 pin) (Input to INPCi2/ISRxDi pin (i=0, 1)) 279 Table 1.23.17 Transmission start condition * Write data to transmit buffer register Reception start condition * Write data to SI/O transmit buffer register * Write data to transmit buffer register Interrupt request generation timing * Write data to SI/O transmit buffer register *When receiving When....to SI/O communication buffer register When.....to SI/O receive buffer register Select function This.....TxD pin output and RxD pin input. This.....ISTxD pin output and ISRxD pin input. 286 Fig 1.24.4, A-D control register 2 When reset: X000 XXX02 X000 00002 287, 288 Fig 1.24.5, Note 4 and Fig 1.24.6, Note 3 ..... by A-D sweep pin select bits..... .....by analog input port select bits..... 292 (e) Replace function of input pin 2nd line: .....of A-D0 and A-D2. .....of A-D0 and A-D1. 293 (f) , at the end of 2nd line (g) 3rd line: ....., input via AN00 to AN07 is..... as AN0.....respectively. -> add , input via AN0 to AN7 is..... 294 Table 1.24.9 P00 analog input P01 analog input P95 analog input P96 analog input 312 Fig 1.29.1, P00 to P07, P20 to P27: - (5/7) REVISION HISTORY Rev. Date M32C/83 GROUP DATA SHEET Description Page 313 Errror Correct Fig 1.29.2 Delete Pull-up selection Pull-up selection Direction register Direction register Port P1 control register Data bus Port P1 control register Port latch Data bus Circuit (C) 314 Port latch Delete P15 to P17, Circuit (B): Fig 1.29.3 Add Pull-up selection D Function select register A Pull-up selection (Note 1) D (Note 1) Function select register A Direction register Direction register Output from each peripheral function Output from each peripheral function P121, P122, Circuit (B): 326 331 Fig 1.29.16, Pull-up register 2, Note 1 Table 1.29.5 Delete _____ 331 334 337 340 Bit 0, 1: Three-phase PWM output (U) Bit 1, 0: Three-phase PWM output (U) 1: Three-phase PWM output (U) _____ 0: Three-phase PWM output (U) Table 1.29.6, PS4 PSL4 PS3 PSL3 Bit 1, UART0 Bit 2, UART4 UART3 UART3 Bit 3, UART1 Bit 4, 5 UART1 UART3 UART4 A4 B4 A3 B3 VDC A-D Converter Add 1st line: A-D 1st line: A-D A-D i (i=0,1) A-D i 2nd line: .....and to bit 0 of A-D control register 2... .....and to each bit of A-D i control register 2..... (3) External interrupt * Level sense, 2nd line: (When XIN=20MHz and..) (When XIN=30MHz and .....) 3rd line: (....., at least 250 ns.....) (....., at least 233 ns.....) _______ _______ * When the polarity of INT0 and INT5 pins is..... 341 * When the polarity of INT0 to INT5 pins is..... Reducing power consumption, (2) 343 1st line, last line: AN04, AN07 Table 1.30.3 G0CR 00EF16 AN4, AN7 G0RI 00EC16 343 G1RI 012F16 U0BRG 036116 G1RI 012C16 U0BRG 036916 U0TB 036316, 036216 U1BRG 036916 U0TB 036B16, 036A16 U1BRG 02E916 U1TB 036B16, 036A16 Notes on CNVss pin reset at "H" level (6/7) U1TB Add 02EB16, 02EA16 REVISION HISTORY Rev. Date M32C/83 GROUP DATA SHEET Description Page 344- Errror Correct Electric characteristics Add 380 385 Fig 1.34.1, Address 037716 Address 005716 _____ _____ 385 Bit 0: RY/BY status bit Flash memory control register (address 005716) RY/BY signal status bit 390 1st line: .....the RY/BY status flag..... 13th line of Page Program Command (4116) and 391 Fig 1.34.3: RY/BY status flag 11th line of Block Erase Command (2016/D016) 392 and Fig 1.34.4: RY/BY status flag _____ Fig 1.34.5: RY/BY status flag RY/BY signal status bit _____ RY/BY signal status bit 3rd paragraph, 1st line ....., set the CLK1 pin to "H" level and.... ....., set the CLK1 pin to "H" level and the TxD1 pin to _____ _____ _____ _____ _____ 400 .....the RY/BY signal status bit..... RY/BY signal status bit _____ "L" level, and..... 400 3rd paragraph, 2nd line 401 The CLK1 pin is connected to Vcc.....resistance. P67 When using standard.....transfer. 419 421 Fig 1.35.22, Data output Pulled down How frequency is identified, 2nd line: (2 - 20MHz) (2 - 30MHz) (7/7) Add Add Keep safety first in your circuit designs! Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party. Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http:// www.mitsubishichips.com). When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semicon ductor product distributor for further details on these materials or the products con tained therein. MITSUBISHI SEMICONDUCTORS M32C/83 Group DATA SHEET REV. B2 February First Edition 2002 Editioned by Committee of editing of Mitsubishi Semiconductor DATA SHEET Published by Mitsubishi Electric Corp., Kitaitami Works This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation. (c)2002 MITSUBISHI ELECTRIC CORPORATION