MAY 1986



data sheet

8032AH/8052AH SINGLE-COMPONENT 8-BIT MICROCOMPUTER

PRELIMINARY

- 8032AH—Control-Oriented CPU with RAM and I/O
- 8052 AH—An 8032AH with Factory Mask-Programmable ROM

Features

- 8K × 8 ROM (8052AH only)
- 256 × 8 RAM
- 32 I/O lines (Four 8-Bit Ports)
- Three 16-Bit Timer/Counters
- Programmable Full-Duplex Serial Channel
- Variable Transmit/Receive Baud Rate Capability
- Timer 2 Capture Capability
- 128K Accessible External Memory
- Boolean Processor
- 218 User Bit-Addressable Locations
- Upward Compatible with 8031AH/8051AH
- 15 MHz max Operating Frequency (8032AH - 2/8052AH - 2 only)

Description


The 8032AH/8052AH is the highest performance member of MHS family of 8 bit-microcomputers. It is fabricated with MHS's highly reliable + 5 depletion-load. N-channel, silicon gate HMOS-II technology, and like the other MCS-51® members is packaged in a 40-pin DIP.

The 8032AH contains 256 bytes of read/write data memory; 32 I/O lines configured as four 8-bit ports; three 16-bit timer/counters; a six-source, two-priority level, nested interrupt structure; a programmable serial I/O port; and an on-chip oscillator with clock circuitry. The 8052AH has all of these features plus 8K bytes of nonvolatile read-only program memory. Both microcomputers have memory expansion capabilities of up to 64K bytes of data storage and 64K bytes of program memory that may be realized with standard TTL compatible memories and/or byte-oriented MCS-80 ® and MCS-85 ® peripherals.

Timer/counter 0-1-2 are 16 bit and can be configured as either timer or event counters.

Timer 2 also has the 16 bit auto-reload and capture capability.

The 8032AH/8052AH microcomputer, characteristic of the entire MCS-51 family, is efficient at both computational and control-oriented tasks. This results from is extensive BCD/binary arithmetic and bit-handling facilities. Efficient use of program memory is also achieved by using the familiar compact instruction set of the 8031/8051. Forty-four percent of the instructions are one-byte, 41 % two-byte and 15 % three-byte. The majority of the instructions execute in just 1.0µs at 12 MHz operation. The longest instructions, multiply and divide, require only 4µs at 12 MHz.



Timer 2 is a 16-bit timer/counter which is present only in the 8052. Like Timers 0 and 1, it can operate either as a timer or as an event counter. This is selected by bit C/T2 in the Special Function Register T2CON (Figure 2). It has three operating modes: "capture", "autoload" and "baud rate generator", which are selected by bits in T2CON as shown in Table 1.

Table 1. Timer 2 Operating Modes

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit auto-reload
0	1	1	16-bit capture
1	х	1	baud rate generator
×	×	0	(off)

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then Timer 2 is a 16-bit timer or counter which upon overflowing sets bit TF2, the Timer 2 overflow bit, which can be used to generate an interrupt. If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. (RCAP2L and RCAP2H are new Special Function Registers in the 8052). In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2, like TF2, can generate an interrupt.

The capture mode is illustrated in Figure 3.

In the auto-reload mode there are again two options, which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then when Timer 2 rolls over it not only sets TF2 but also causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2L and RCAP2H, which are preset by software. If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX will also trigger the 16-bit reload and set EXF2.

The auto-reload mode is illustrated in Figure 4.

The baud rate generator mode is selected by RCLK = 1 and/or TCLK = 1. It will be described in conjunction with the serial port.




Figure 3. Timer 2 in Capture Mode

capture or reload is caused by a negative transition on T2EX and EXEN2 = 1 When Timer 2 interrupt is enable EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF must be cleared by software. RCLK T2CON.5 Receive clock flag. When set, causes the serial port to use Timer 2 overflow pures for its receive clock in modes 1 and 100 to 100 t		(LSB)							(MSB)
TF2 T2CON.7 Timer 2 overflow flag set by a Timer overflow and must be cleared by sof ware. TF2 will not be set when either RCLK = 1 or TCLK = 1. EXF2 T2CON.6 Timer 2 external flag set when either capture or reload is caused by a negative transition on T2EX and EXEN2 = 1 When Timer 2 interrupt is enabled EXF2 = 1 will cause the CPU to vecto to the Timer 2 interrupt routine. EXF must be cleared by software. RCLK T2CON.5 Receive clock flag. When set, causes th serial port to use Timer 2 overflow pures for its receive clock in modes 1 and 10 overflow pures	2	CP/RL2	C/T2	TR2	EXEN2	TCLK	RCLK	EXF2	TF2
overflow and must be cleared by sof ware. TF2 will not be set when eithe RCLK = 1 or TCLK = 1. EXF2 T2CON.6 Timer 2 external flag set when either capture or reload is caused by a negative transition on T2EX and EXEN2 = 1 When Timer 2 interrupt is enabled EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF must be cleared by software. RCLK T2CON.5 Receive clock flag. When set, causes the serial port to use Timer 2 overflow pures for its receive clock in modes 1 and 100 to the set of the serial port to use Timer 2 overflow pures for its receive clock in modes 1 and 100 to the set of th		ance	Signific	ne and	Nar		osition	ool Po	Symt
capture or reload is caused by a negative transition on T2EX and EXEN2 = 1 When Timer 2 interrupt is enable EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF must be cleared by software. RCLK T2CON.5 Receive clock flag. When set, causes the serial port to use Timer 2 overflow pures for its receive clock in modes 1 and 100 to 100 t	ft-	overflow and must be cleared by sof ware. TF2 will not be set when either				over ware	2CON.7	T2	TF2
serial port to use Timer 2 overflow pu ses for its receive clock in modes 1 an	a- 1. d, or	Timer 2 external flag set when either a capture or reload is caused by a nega tive transition on T2EX and EXEN2 = 1 When Timer 2 interrupt is enabled EXF2 = 1 will cause the CPU to vecto to the Timer 2 interrupt routine. EXF2 must be cleared by software.					2CON.6	Tź	EXF2
to be used for the receive clock.	ul- nd	serial port to use Timer 2 overflow pul- ses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow					2CON.5	T	RCLK
TCLK T2CON.4 Transmit clock flag. When set, cause the serial port to use Timer 2 overflor pulses for its transmit clock in modes and 3. TCLK = 0 causes Timer 1 ove flows to be used for the transmit clock	ow s 1 er-	2 overflo n modes ner 1 ove	Transmit clock flag. When set, cause the serial port to use Timer 2 overflouses for its transmit clock in modes and 3. TCLK = 0 causes Timer 1 over the control of the cont				2CON.4	T	TCLK
EXEN2 T2CON.3 Timer 2 external enable flag. When se allows capture or reload to occur as result of a negative transition on T2E if Timer 2 is not being used to clock th serial port. EXEN2 = 0 causes Timer to ignore events at T2EX.	a EX he	occur as n on T2E o clock th	load to transitio g used t = 0 caus	re or re egative not bein XEN2 =	vs captu It of a no ner 2 is i il port. E	allov resu if Tir seria	2CON.3	2 T	EXEN2
TR2 T2CON.2 Start/stop control for Timer 2. A logi 1 starts the timer.	jic	2. A log	r Timer				2CON.2	T	TR2
0 = Internal timer (OSC/12	2)	Timer or counter select. (Timer 2 0 = Internal timer (OSC/12 1 = External event counter (falling edge				2CON.1	T	C/T2	
will occur on negative transitions at TZE if EXEN 2 = 1. When cleared, aut reloads will occur either with Timer overflows or negative transitions at T2E when EXEN2 = 1. When either RCLK: 1 or TCLK = 1, this bit is ignored an	ito 2 EX =	Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if EXEN 2 = 1. When cleared, autoreloads will occur either with Timer 2 overflows or negative transitions at T2EX when EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored and the timer is forced to auto-reload or				2CON.0	2 T2	CP/RL	

Figure 2. T2CON: Timer/Counter 2 Control Register




Figure 4. Timer 2 in Auto-Reload Mode



5-45

PIN DESCRIPTIONS

Vss

Circuit ground potential.

VCC

+5V power supply during operation and program verification.

Port 0

Port 0 is an 8-bit open drain bidirectional I/O port. It is also the multiplexed low-order address and data bus when using external memory. It is used for data output during program verification. Port 0 can sink (and in bus operations can source) eight LS TTL loads.

Port 1

Port 1 is an 8-bit quasi-bidirectional I/O port. Pins P1.0 and P1.1 also correspond to the special functions T2, Timer 2 counter trigger input, and T2EX, external input to Timer 2. The output latch on these two special function pins must be programmed to a one (1) for that function to operate. Port 1 is also used for the low-order address byte during program verification. Port 1 can sink/source four LS TTL loads.

Port 2

Port 2 is an 8-bit quasi-bidirectional I/O port. It also emits the high-order address byte when accessing external memory. It is used for the high-order address and the control signals during program verification. Port 2 can sink/source four LS TTL loads.

Port 3

Port 3 is an 8-bit quasi-bidirectional I/O port. Each of the P3 pins also correspond to special functions as listed below:

Port Pin	Alternate Function
P3.0	RXD (serial input/output port)
P3.1	TXD (serial output port)
P3.2	INTO (external interrupt 0 input)
P3.3	INT1 (external interrupt 1 input)
P3.4	T0 (Timer/Counter 0 external input)
P3.5	T1 (Timer/Counter 1 external input)
P3.6	WR (external Data Memory write strobe)
P3.7	RD (external Data Memory read strobe)

The output latch corresponding to a secondary function must be programmed to a one (1) for

Note: Diagrams are for pin reference only, package sizes are not to scale.

that function to operate. Port 3 can sink/source four LS TTL loads.

RST

A high on this pin for two machine cycles while the oscillator is running resets the device. A small external pulldown resistor (\approx 8.2k Ω) from RST to V_{SS} permits power-on reset when a capacitor (\approx 10 μ f) is also connected from this pin to V_{CC}.

ALE


Provides Address Latch Enable output used for latching the address into external memory during normal operation. It is activated every six oscillator periods except during an external data memory access.


PSEN

The Program Store Enable output is a control signal that enables the external Program Memory to the bus during external fetch operations. It is activated every six oscillator periods, except during external data memory accesses. Remains high during internal program execution.

ĒΑ

When held at a TTL high level, the 8052AH executes instructions from the internal ROM when the PC is less than 8192. When held at a TTL low level, the 8032AH/8052AH fetches all instructions from external Program Memory.







PAD Figure 5



8032AH/8052AH

RECOMMENDED OSCILLATOR CIRCUITS





Driving from External Source

XTAL1

Input to the inverting amplifier that forms the oscillator.

XTAL2

Output of the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external oscillator signal when an external oscillator is used. (XTAL1 should be grounded. While XTAL2 is driven).

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias ... 0°C to 70°C Storage Temperature -65°C to +150°C Voltage on Any Pin With Respect to Ground (VSS) -0.5V to +7V Power Dissipation 2 Watts

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS ($T_A = 0$ °C to 70°C, $V_{CC} = 4.5$ V to 5.5V, $V_{SS} = 0$ V)

Symbol	Parameter	Min	Max	Unit	Test Conditions
VIL	Input Low Voltage	-0.5	8.0	>	
VIH	Input High Voltage (Except RST and XTAL2)	2.0	V _{CC} + 0.5	٧	
VIH1	Input High Voltage to RST for Reset, XTAL2	2.5	V _{CC} + 0.5	٧	XTAL1 to VSS
VOL	Output Low Voltage Ports 1, 2, 3 *		0.45	٧	IOL = 1.6mA
VOL1	Output Low Voltage Port 0, ALE, PSEN (Note 1)		0.45	٧	IOL = 3.2mA
voн	Output High Voltage Ports 1, 2, 3	2.4		٧	IOH = -80μA
VOH1	Output High Voltage Port 0, ALE, PSEN	2.4		٧	IOH = -400μA
IIL	Logical 0 Input Current Ports 1, 2, 3		-800	μА	Vin = 0.45V
IIL2	Logical 0 Input Current XTAL2		-3.2	mA	XTAL1 at V _{SS} , Vin=0.45V
ILI	Input Leakage Current To Port 0, EA		<u>1</u> 10	μА	0.45V < Vin < V _{CC}
IIH1	Input High Current to RST/VPD For Reset		500	μА	Vin < V _{CC} - 1.5V
ICC	Power Supply Current		175	mA	All outputs disconnected EA = VCC
CIO	Capacitance of I/O Buffer		10	pF	f _C = 1MHz, T _A = 25°C


[•] Note: Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the VOLs of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.

5-47

8032AH/8052AH

EXTERNAL CLOCK DRIVE CHARACTERISTICS (XTAL2)

			Variable Clock 1 = 3.5 MHz to 15 MHz				
Symbol	Parameter	Min	Max	Unit			
TCLCL	Oscillator Period	66.6	286	ns			
TCHCX	High Time	20		ns			
TCLCX	Low Time	20		ns			
TCLCH	Rise Time		20	ns			
TCHCL	Fall Time		20	ns			





PROGRAM MEMORY CHARACTERISTICS


AC CHARACTERISTICS ($T_A = 0$ °C to 70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, C_L for Port 0, ALE and \overline{PSEN} Outputs = 100 pF, C_L for all other outputs = 80 pF)

		12/1	12/15 MHz Clock			able Clock 3.5 MHz to 15 I		
Symbol	Parameter	Min	Max	Unit	Min	Max	Unit	
TLHLL	ALE Pulse Width	127/94		ns	2TCLCL-40		ns	
TAVLL	Address Setup to ALE	43/27		ns	TCLCL-40		ns	
TLLAX	Address Hold After ALE	48/32		ns	TCLCL-35		ns	
TLLIV	ALE to Valid Instr In		233/167	ns		4TCLCL-100	ns	
TLLPL	ALE TO PSEN	58/42		ns	TCLCL-25		ns	
TPLPH	PSEN Pulse Width	215/165		ns	3TCLCL-35		ns	
TPLIV	PSEN To Valid Instr In		125/75	ns		3TCLCL-125	ns	
TPXIX	Input Instr Hold After PSEN	0		ns	0		ns	
TPXIZ	Input Instr Float After PSEN		63/47	ns		TCLCL-20	ns	
TPXAV	Address Valid After PSEN	75/59		ns	TCLCL-8		пs	
TAVIV	Address To Valid Instr In		302/218	ns		5TCLCL-115	ns	
TAZPL	Address Float To PSEN	0		ns	0		ns	


EXTERNAL DATA MEMORY CHARACTERISTICS

		12/15 MHz Clock				able Clock 3.5 MHz to 15 I	MHz
Symbol	Parameter	Min	Max	Unit	Min	Max	Unit
TRLRH	RD Pulse Width	400/300		ns	6TCLCL-100		ns
TWLWH	WR Pulse Width	400/300		ns	6TCLCL-100		ns
TLLAX	Address Hold After ALE	48/32		ns	TCLCL-35		
TRLDV	RD To Valid Data In		250/168	ns		5TCLCL-165	ns
TRHDX	Data Hold After RD	0		ns	0		ns
TRHDZ	Data Float After RD		97/64	ns		2TCLCL-70	ns
TLLDV	ALE To Valid Data In		517/383	ns		8TCLCL-150	ns
TAVDV	Address To Valid Data In		585/435	ns		9TCLCL-165	ns
TLLWL	ALE To WR or RD	200/150	300/250	ns	3TCLCL-50	3TCLCL + 50	ns
TAVWL	Address To WR or RD	203/137		ns	4TCLCL-130		ns
TWHLH	WR or RD High To ALE High	43/27	123/107	ns	TCLCL-40	TCLCL + 40	ns
TDVWX	Data Valid To WR Transition	23/6		ns	TCLCL-60		ns
TQVWH	Data Setup Before WR	433/317		ns	7TCLCL-150		ns
TWHQX	Data Hold After WR	33/16		ns	TCLCL-50		ns
TRLAZ	Address Float After RD	Ĭ	0	ns		0	ns

AC TIMING DIAGRAMS




AC TESTING INPUT/OUTPUT, FLOAT WAVEFORMS



AC inputs during testing are driven at 2.4V for a logic "1" and 0.45V for a logic "0". Timing measurements are made at 2.0V for a logic "1" and 0.8V for a logic "0". For timing purposes, the float state is defined as the point at which a P0 pin sinks 2.4mA or sources 400 μ A at the voltage test levels



CLOCK WAVEFORMS



This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component to component. Typically though, ($T_A = 25^{\circ}$ C, fully loaded) RD and WR propagation delays are approximately 50 ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.



Table 1. MCS®-51 Instruction Set Description

	ETIC OPERAT		Byte	ایہ
Vinemo			Byte	Cyc
ADD	A,Rn	Add register to	1	1
		Accumulator	1	'
ADD	A.direct	Add direct byte to	^	1
		Accumulator	2	'
ADD	A,@Ri	Add indirect RAM to		
		Accumulator	1	1
ADD	A,#data	Add immediate data to	_	
		Accumulator	2	1
ADDC	A,Rn	Add register to		
		Accumulator with Carry	1	1
ADDC	A,direct	Add direct byte to A		
	, -	with Carry flag	2	1
ADDC	A.@Ri	Add indirect RAM to A		
ADDO	71,6	with Carry flag	1	1
ADDC	A,#data	Add immediate data to		
ADDC	A, Wuala	A with Carry flag	2	1
a. IDO	A,Rn	Subtract register from A		
SUBB	A,Hn	with Borrow	1	1
		Subtract direct byte		
SUBB	A,direct	from A with Borrow	2	1
		Subtract indirect RAM	-	,
SUBB	A,@Ri		1	1
		from A with Borrow	1	'
SUBB	A,#data	Subtract immed data	_	1
		from A with Borrow	2	
INC	Α	Increment Accumulator	1	1
INC	Rn	Increment register	1	1
INC	direct	Increment direct byte	2	1
INC	@Ri	Increment indirect RAM	1	1
INC	DPTR	Increment Data Pointer	1	2
DEC	A	Decrement Accumulato		1
DEC	Rn	Decrement register	1	1
		Decrement direct byte	2	1
DEC	direct	Decrement indirect	_	
DEC	@Ri	RAM	1	1
			1	4
MUL	AB	Multiply A & B	1	4
DIV	AB	Divide A by B	,	-
DA	A	Decimal Adjust	1	1
		Accumulator	'	1
LOGK	CAL OPERATIO)NS		_
Mnem	onic	Destination	By	te Cyc
ANL	A,Rn	AND register to		
' ' ' '	,	Accumulator	1	1
ANL	A.direct	AND direct byte to		
7110	A, ao	Accumulator	2	1
LANII	A @Bi	AND indirect RAM to		
ANL	A,@Ri	Accumulator	1	1
l		AND immediate data to	,	
ANL	A,#data	Accumulator	´ 2	1
1			•	
ANL	direct,A	AND Accumulator to	2	1
1		direct byte	_	٠ '
ANL	direct,#data		, _	. ~
1		direct byte	3	2
ORL	A,Rn	OR register to		
1		Accumulator	1	1
		OR direct byte to		
ORL	A.direct			2 1

	et Description			
LOGIC	AL OPERATION	IS (CONTINUED)		_
Mnemo	nic		Byte	Сус
ORL	A,@Ri	OR indirect RAM to		
		Accumulator	1	1
ORL	A,#data	OR immediate data to		
		Accumulator	2	1
ORL	direct,A	OR Accumulator to		
		direct byte	2	1
ORL	direct,#data	OR immediate data to	_	_
		direct byte	3	2
XRL	A,Rn	Exclusive-OR register to		_
ì		Accumulator	1	1
XRL	A, direct	Exclusive-OR direct	_	
1		byte to Accumulator	2	1
XAL	A,@Ri	Exclusive-OR indirect		_
		RAM to A	1	1
XRL	A,#data	Exclusive-OR	_	
1		immediate data to A	2	1
XRL	direct,A	Exclusive-OR Accumu-		1
1		lator to direct byte	2	1
XRL	direct,#data	Exclusive-OR im-	•	2
		mediate data to direct	3	1
CLR	Α	Clear Accumulator	3	1
CPL	Α	Complement		1
ì		Accumulator	1 1	1
RL	A	Rotate Accumulator Lef	ξ Ι	•
RLC	Α	Rotate A Left through	1	1
İ		the Carry flag	'	- '
RR	A	Rotate Accumulator	1	1
		Right		,
RRC	A	Rotate A Right through	1	1
l		Carry flag Swap nibbles within the		•
SWAF	ν А	Accumulator	1	1
i		Accumbiator		
DATA	TRANSFER			
Mnem		Description	Byt	e Cyc
MOV	A,Rn	Move register to	•	
IMOV	C,1111	Accumulator	1	1
моч	A.direct	Move direct byte to		
1,410,4	,1,0,,001	Accumulator	2	1
MOV	A,@Ri	Move indirect RAM to		
I WIOV	٠٠,١٠٠٠	Accumulator	1	1
MOV	A,#data	Mov immediate data to		
1	,	Accumulator	2	1
MOV	Rn.A	Move Accumulator to		
"""		register	1	1
моч	Rn,direct	Move direct byte to		
		register	2	2
MOV	Rn,#data	Move immediate data t	0	
1	*	register	2	1
MOV	direct,A	Move Accumulator to	_	
		direct byte	. 2	? 1
MOV	direct,Rn	Move register to direct		2
ļ		byte	-	. 4
MOV	direct, direct			3 2
		direct Move indirect RAM to	•	
MOV	/ direct,@Ri	direct byte	:	2 2
		000.07.0		



Table 1. (Cont.)

			•	avie
DATA 1	RANSFER (CO	NTINUED)	-	
Mnemo	onic	Description	Byte	Cvc
MOV	direct.#data	Move immediate data to	٠,.٠	٠,٠
		direct byte	3	2
MOV	@Ri,A	Move Accumulator to		_
	0	indirect RAM	1	1
MOV	@Ri,direct	Move direct byte to		
		indirect RAM	2	. 2
MOV	@Ri,#data	Move immediate data to		
		indirect RAM	2	1
MOV	DPTR.#data16	Load Data Pointer with		
′		a 16-bit constant	3	2
MOVC	A.@A-DPTR	Move Code byte relative		
		to DPTR to A	1	2
MOVC	A.@A+PC	Move Code byte relative		
1		to PC to A	1	2
MOVX	A,@RF	Move External RAM (8-		
1		bit addr) to A	1	2
MOVX	A.@DPTR	Move External RAM (16-		_
LIOUV	⊙D: 4	bit addr) to A	1	2
MOVX	@Ri.A	Move A to External RAM		_
MOVX	@DPTR.A	(8-bit addr)	1	2
MOVA	@UFIR,A	Move A to External RAM (16-bit addr)	1	2
PUSH	direct	Push direct byte onto	'	2
10311	direct	stack	2	2
POP	direct	Pop direct byte from	2	~
1, 0,	direct	stack	2	2
хсн	A.Rn	Exchange register with	۷.	۷.
/		Accumulator	1	1
хсн	A.direct	Exchange direct byte	•	'
	,	with Accumulator	2	1
хсн	A @Ri	Exchange indirect RAM	Ī.	
i		with A	1	1
XCHD	A,@Ri	Exchange low-order		
	•	Digit ind RAM w A	1	1
BOOLE	AN VARIABLE	MANIPULATION		
Mnemo	nic	Description	Byte	Cvc
CLR	С	Clear Carry flag	1	i
CLR	bit	Clear direct bit	2	1
SETB	С	Set Carry flag	1	1
SETB	bit	Set direct Bit	2	1
CPL	С	Complement Carry flag	1	1
CPL	bit	Complement direct bit	2	1
ANL	C.bit	AND direct bit to Carry		1
		flag	2	2
ANL	C,1 bit	AND complement of		
		direct bit to Carry	2	2
ORL	C/bit	OR direct bit to Carry		
l . . .		flag	2	2
ORL	C,1 bit	OR complement of	_	_ 1
١,,,,,,	O #: *	direct bit to Carry	2	2
MOV	C/bit	Move direct bit to Carry	_	
1101	hit C	flag	2	1
MOV	bit,C	Move Carry flag to	•	ا ر
		direct bit	2	2
				- 1

`.	OO.II.,				
	PROGE	AM AND MAC	HINE CONTROL		
ł	Mnemo		Description	Byte	Cyc
1	ACALL	addr11	Absolute Subroutine	-	
			Call	2	2
	LCALL	addr16	Long Subroutine Call	3	2
ļ	RET		Return from subroutine	1	2
1	RETI		Return from interrupt	1	2
i	AJMP	addr11	Absolute Jump	2	2
1	LJMP	addr16	Long Jump	3	2
Į	SJMP	rel	Short Jump (relative		
ı			addr)	2	2
	JMP	@A+DPTR	Jump indirect relative to		
Į			the DPTR	1	2
	JZ	rel	Jump if Accumulator is		
			Zero ·	2	2
	JNZ	rel	Jump if Accumulator is		
			Not Zero	2	2
	JC	rel	Jump if Carry flag is set	2	2
	JNC	rel	Jump if No Carry flag	2	2
ł	JB	bit.rel	Jump if direct Bit set	3	2
1	JNB	bit,rel	Jump if direct Bit Not		
Į			set	3	2
1	JBC	bit.rel	Jump if direct Bit is set		
ı			& Clear bit	3	2
ı	CJNE	A,direct.rel	Compare direct to A &		_
ı			Jump if Not Equal	3	2
ı	CJNE	A.#data.rel	Comp. immed, to A &	J	-
ı		.,	Jump if Not Equal	3	2
ı	CJNE	Rn,#data,ref	Comp, immed, to reg &	3	-
1			Jump if Not Equal	3	2
1	CJNE	@Ri.#data.rel	Comp, immed, to ind, &		-
ı		C	Jump if Not Equal	3	2
ı	DJNZ	Rn,rel	Decrement register &	J	-
ı			Jump if Not Zero	2	2
1	DJNZ	direct,rel	Decrement direct &	-	٠
1			Jump if Not Zero	3	2
1	NOP		No operation	1	1
ı	-		•	•	•
ı		n data addressi			
İ	Rn	-Working reg	gister RO-R7		
ı	direct	- 126 internal	RAM locations, any I/O patus register	orτ,	
ı	@Ri	-Indirect inte	ernal RAM location addre	eead l	
ı	G	register R0		33CU 1	Jy
I	#data		nt included in instruction	1	
ı	#data16		ant included as bytes 2 &	3 of	
İ	6. 1a	instruction			
I	bit	- 128 soπware	e flags, any I/O pin, contr	ol or	İ
ı	Matas as				
١	addr16		ressing modes: address for LCALL & LJN	40 m	.,
	234, 10		e within the 64-K progran		ay
I		memory add		•	
l	Addr11	Destination	address for ACALL & AJA	AP wil	l be
ı		within the sa	ame 2-K page of program		-
I		memory as t	the first byte of the follow	ing	
١	1	instruction	U nonditional !		اي
I	rel		Il conditional jumps inclu		
١		to first by	te, Range is +127-128 byte te of the following in	etruci	ion
۱	A11				
ı	All mner	nonics copyrig	hted • Intel Corporation	19/9	



Table 2. Instruction Opcodes in Hexadecimal Order

Hex Code	Number of Bytes	Mnemonic	Operands
00	1	NOP	
01	2	AJMP	code addr
02	3	LJMP	code addr
03	1	RR	Α
04	1	INC	Α
05	2	INC	data addr
06	1	INC	@R0
07	1	INC	@R1
08	1	INC	R0
09	1	INC	R1
0A	1	INC	R2
0B	1	INC	R3
0C	1	INC	R4
0D	1	INC	R5
0E	1	INC	R6
0F	1	INC	R7
10	3	JBC	bit addr, code addr
11	2	ACALL	code addr
12	3	LCALL	code addr
13	1	FIRC	Α
14	1	DEC	Α
15	2	DEC	data addr
16	1	DEC	@R0
17	1	DEC	@R1
18	1	DEC	R0
19	1	DEC	R1
1A	1	DEC	R2
1B	1	DEC	R3
1C	1	DEC	R4
1D	1	DEC	R5
1E	1	DEC	R6
1F	1	DEC	R7
20	3	JB A IAAD	bit addr, code addr
21	2	AJMP	code addr
22	1	RET	A
23	1 2	RL ADD	A.#data
1	2	ADD	A, data addr
25 26	1	ADD	A,@R0
26	1	ADD	A,@R1
28	1	ADD	A,R0
29	1	ADD	A.R1
29 2A	1	ADD	A,R2
2B	1	ADD	A,R3
2C	i	ADD	A,R4
2D	i i	ADD	A,R5
2E	1	ADD	A,R6
2F	1	ADD	A.R7
30	3	JNB	bit addr, code addr
31	2	ACALL	code addr
32	1	RETI	
1			

Hex	Number	Mnemonic	Operands
Code	of Bytes	Willemonic	Орегания
		DI C	Α
33 34	1 2	RLC ADDC	A.#data
35	2	ADDC	A.data addr
36	1	ADDC	A.@R0
37	1	ADDC	A,@R1
38	1	ADDC	A,R0
39	1	ADDC	A,R1
39 3A	1	ADDC	A.R2
3B	1	ADDC	A,R3
3C	1	ADDC	A,R4
3D	1	ADDC	A,R5
3E	1	ADDC	A,R6
3F	1	ADDC	A.R7
	2		·
40		JC A IMB	code addr
41	2 2	AJMP	code addr
42		ORL	data addr,A
43	3	ORL	data addr.#data
44	2	ORL	A,#data
45	2	ORL	A,data addr
46	1	ORL	A.@R0
47	1	ORL	A,@R1
48	1	ORL	A,R0
49	1	ORL	A,R1
4A	1	ORL	A,R2
4B	1	ORL	A,R3
4C	1	ORL	A,R4
4D	1	ORL	A.R5
4E	1	ORL	A,R6
4F	1	ORL	A,R7
50	2	JNC	code addr
51	2	ACALL	code addr
52.	2	ANL	data addr.A
53	3	ANL	data addr,#data
54	2	ANL	A,#data
55	2	ANL	A,data addr
56	1	ANL	A,@R0
57	1	ANL	A@R1
58	1	ANL	A,R0
59	1	ANL	A,R1
5A	1	ANL	A,R2
5B	1	ANL	A.R3
5C	1	ANL	A,R4
5D	1	ANL	A.R5
5 E	1	ANL	A,R6
5F	1	ANL	A,R7
60	2	JZ	code addr
61	2	AJMP	code addr
62	2	XRL	data addr.A
63	3	XRL	data addr.#data
64	2	XRL	A,#data
65	2	XRL	A,data addr
L			



Table 2. (Cont.)

Hex Code	Number of Bytes	Mnemonic	Operands
66	1	XRL	A.@R0
67	1	XRL	A.@R1
68	1	XRL	A.R0
69	1	XRL	A,R1
6A	1	XRL	A.R2
6B	1	XAL	A.R3
6C	1	XAL	A.R4
6D	1	XRL	A.R5
6E	1	XRL	A.R6
6F	1	XRL	A.R7
70	2	JNZ	code addr
71	2	ACALL	code addr
72	2	ORL	C.bit addr
73	1	JMP	@A+DPTR
74	2	MOV	A.#data
75	3	MOV	data addr.#data
76	2	MOV	@R0.#data
77	2	MOV	@R1.#data
78	2	MOV	R0.#data
79	2	MOV	R1,#data
7A	2	MOV	R2.#data
7B	2	MOV	R3.#data
7C	2	MOV	R4,#data
7D	2	MOV	R5.#data
7E	2	MOV	R6.#data
7F	2	MOV	R7,#data
80	2	SJMP	code addr
81	2	AJMP	code addr
82	2	ANL	C,bit addr
83	1	MOVC	A,@A+PC
84	1	DIV	AB
85	3	MOV	data addr. data addr
86	2	MOV	data addr.@R0
87	2	MOV	data addr.@R1
88	2	MOV	data addr.R0
89	2	MOV	data addr.R1
8A	2	MOV	data addr,R2
8B	2	MOV	data addr.R3
8C	2	MOV	data addr.R4
8D	2	MOV	data addr R5
8E	2	MOV	data addr R6
8F	2	MOV	data addr.R7
90	3	MOV	DPTR,#data
91	2	ACALL	code addr
92	2	MOV	bit addr.C
93	1	MOVC	A,@A+DPTR
94	2	SUBB	A,#data
95	2 1	SUBB	A,data addr
96	1	SUBB	A,@R0
97	1	SUBB	A,@R1 A,R0
98	'	SUDD	A,nu

Hex	Number	Mnemonic	Operands
Code	of Bytes		
99	1	SUBB	A,R1
9A	1	SUBB	A,R2
9B	1	SUBB	A,R3
9C	1	SUBB	A,R4
9D	1	SUBB	A,R5
9E	1	SUBB	A,R6
9F	1	SUBB	A,R7
A0	2	ORL	C,/bit addr
A1	2	AJMP	code addr
A2	2	MOV	C,bit addr
A3	1	INC	DPTR
A4	1	MUL	AΒ
A5		reserved	
A6	2	MOV	@R0, data addr
A7	2	MOV	@R1.data addr
A8	2	MOV	R0,data addr
A9	2	MOV	R1,data addr
AA	2	MOV	R2,data addr
AB	2	MOV	R3,data addr
AC	2	MOV	R4,data addr
AD	2	MOV	R5.data addr
AE	2	MOV	R6.data addr
AF	2	MOV	R7,data addr
ВО	2	ANL	C./bit addr
B1	2	ACALL	code addr
B2	2	CPL	bit addr
B3	1	CPL	C
B4	3	CJNE	A,#data,code addr
B5	3	CJNE	A.data addr.code addr
B6	3	CJNE	@R0,#data.code addr
B7	3	CJNE	@R1,#data,code addr
B8	3	CJNE	R0,#data,code addr
B9	3	CJNE	R1,#data,code addr
BA	3	CJNE	R2,#data,code addr
ВВ	3	CJNE	R3,#data,code addr
ВС	3	CJNE	R4,#data,code addr
BD	3	CJNE	R5,#data,code addr
BE	3	CJNE	R6,#data,code addr
BF	3	CJNE	R7,#data,code addr
CO	2	PUSH	data addr
C1	2	AJMP	code addr
C2	2	CLR	bit addr
C3	1	CLR	C
C4	1	SWAP	Ā
C5	2	XCH	A,data addr
C6	1	XCH	A,@R0
C7	1	XCH	A,@R1
C8	1	XCH	A.R0
C9	i	XCH	A,R1
CA	i	XCH	A,R2
CB	i	XCH	A,R3
1	•		-



8032AH/8052AH

Table 2. (Cont.)

Hex Code	Number of Bytes	Mnemonic	Operands
СС	1	хсн	A,R4
CD	1	XCH	A,R5
CE	1	XCH	A,R6
CF	1	XCH	A,R7
D0	2	POP	data addr
D1	2	ACALL	code addr
D2	2	SETB	bit addr
D3	1	SETB	С
D4	1	DA	Α
D5	3	DJNZ	data addr.code addr
D6	1	XCHD	A,@R0
D7	1	XCHD	A,@R1
D8	2	DJNZ	R0,code addr
D9	2	DJNZ	R1,code addr
DA	2	DJNZ	R2,code addr
DB	2	DJNZ	R3,code addr
DC	2	DJNZ	R4,code addr
DD	2	DJNZ	R5,code addr
DE	2	DJNZ	R6,code addr
DF	2	DJNZ	R7,code addr
ĒΟ	1	MOVX	A.@DPTR
E1	2	AJMP	code addr
E2	1	MOVX	A,@R0
E3	1	MOVX	A,@R1
E4	1	CLR	Α
E5	2	MOV	A,data addr

Hex Code	Number of Bytes	Mnemonic	Operands
E6	1	MOV	A,@R0
E7	1	MOV	A,@R1
E8	1	MOV	A,R0
E9	1	MOV	A,R1
ĒΑ	1	MOV	A,R2
EB	1	MOV	A,R3
EC	1	MOV	A,R4
ED	1	MOV	A,R5
EE	1	MOV	A,R6
EF	1	MOV	A,R7
F0	1	MOVX	@DPTR,A
F1	2	ACALL	code addr
F2	1	MOVX	@R0,A
F3	1	MOVX	@R1,A
F4	1	CPL	A
F5	2	MOV	data addr,A
F6	1	MOV	@R0,A
F7	1	MOV	@R1,A
F8	1	MOV	RO,A
F9	1	MOV	R1,A
FA	1	MOV	R2,A
FB	1	MOV	R3,A
FC	1	MOV	R4,A
FD	1	MOV	R5,A
FE	1	MOV	R6,A
FF	1	MOV	R7,A

