EVAL-AD5791SDZ User Guide
UG-1152
One Technology Way P. O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com
Evaluation Board for the AD5791 1 ppm 20-Bit, ±1 LSB INL, Voltage Output DAC
with Single and Dual Supply
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT
WARNING AND LEGAL TERMS AND CONDITIONS. Rev. 0 | Page 1 of 24
FEATURES
Full-featured evaluation board for the AD5791 with the
ADP5070 power solution
Power Solution generated from single 3.3 V supply.
PC control in conjunction with Analog Devices, Inc., EVAL-
SDP-CB1Z SDP
PC software for control
EVALUATION KIT CONTENTS
EVAL-AD5791SDZ evaluation board
EV-ADR445-REFZ reference board
AD5791 evaluation software
GENERAL DESCRIPTION
This user guide supports the EVAL-AD5791SDZ evaluation board,
Revision B. UG-185 supports previous revisions of the evaluation
board.
The E VA L -AD5791SDZ is a full-featured evaluation board,
designed for users to easily evaluate all features of the AD5791
voltage output, 20-bit digital-to-analog converter (DAC). The
AD5791 pins are accessible at on-board connectors for external
connection. The evaluation board can be controlled by two
means: via the on-board connector (J12) or via the system
demonstration platform (SDP) connector (J14).
The evaluation board also integrates a power solution utilizing the
ADP5070 switching regulator and linear regulators (ADP7118
and ADP7182) to generate a bipolar supply of up to −15 V and
+15 V from a +3.3 V single supply. Alternatively, the DAC can
be supplied with linear power supplies via the on-board
connectors (J11 and J13).
A daughter board connected to the top right of the E VA L -
AD5791SDZ includes a voltage reference to externally apply to
the DAC.
The E VA L -SDP-CB1Z SDP board allows the E VA L -AD5791SDZ
evaluation board to be controlled through the USB port of a
Windows®-based PC featuring Windows XP or later when using
the AD5791 evaluation software.
The AD5791 is a high precision, 20-bit DAC, designed to meet
the requirements of precision control applications. The output
range of the AD5791 is configured by two reference voltage inputs.
The device is specified to operate with a dual power supply of
up to 33 V.
Complete specifications for the AD5791 are available in the
AD5791 data sheet available from Analog Devices, which
should be consulted in conjunction with this user guide when
using the evaluation board.
EVALUATION BOARD PHOTOGRAPH
Figure 1.
16010-101
UG-1152 EVAL-AD5791SDZ User Guide
Rev. 0 | Page 2 of 24
TABLE OF CONTENTS
Features .............................................................................................. 1
General Description ......................................................................... 1
Evaluation Board Photograph ......................................................... 1
Revision History ............................................................................... 2
Evaluation Board Hardware ............................................................ 3
Power Supplies and Default Link Options ................................ 3
Power Solution (ADP5070)Single Supply Option ............... 4
Bench Power SupplyDual Supply Option ............................. 4
Voltage Reference Daughter Board ............................................ 4
On-Board Connectors ................................................................. 7
Evaluation Board Software .............................................................. 8
Software Installation .....................................................................8
Software Operation .......................................................................8
Main Window ................................................................................9
Evaluation Board Schematics and Artwork ................................ 11
AD5791 Carrier Board .............................................................. 11
ADR445 Reference Voltage Daughter Board ......................... 18
LTZ1000 Reference Voltage Daughter Board ......................... 20
Ordering Information .................................................................... 22
Bill of Materials ........................................................................... 22
REVISION HISTORY
1/2018Revision 0: Initial Version
EVAL-AD5791SDZ User Guide UG-1152
Rev. 0 | Page 3 of 24
EVALUATION BOARD HARDWARE
POWER SUPPLIES AND DEFAULT LINK OPTIONS
The EVAL-AD5791SDZ evaluation board can be powered using
the on-board ADP5070 from a single voltage. The voltage sources
available are an external single supply via the J11 connector and
a supply sourced from the SDP controller board.
Alternatively, the J13 connector can provide power to the board,
instead of the ADP5070, and it is intended for use with well-
regulated bench supplies. See Figure 2 for a functional block
diagram.
With any of the possible options, set the link options on the
evaluation board for the required operating setup first, before
supplying the evaluation board.
Each supply is decoupled to the relevant ground plane with
10 μF and 0.1 μF capacitors. Each device supply pin is again
decoupled with a 10 μF and 0.1 μF capacitor pair to the relevant
ground plane.
The analog and digital planes are connected at one location
close to the DAC. To avoid ground loop problems, do not
connect AGND and DGND elsewhere in the system.
Table 1. Quick Start Jumper Configuration for ADP5070 and
Bench Supply
Link
No. ADP5070 with LDOs ADP5070
Bench
Supply
LK2 Inserted Inserted Removed
LK5 Removed Inserted Inserted
LK6 Removed Inserted N/A
LK7 Removed Inserted N/A
LK8 B A A
LK9 B B A
LK10 B B A
Figure 2. Powering the EVAL-AD5791SDZ Evaluation Board
LK1
A
ADP5070
J13
VDDAGNDVSS
AD5791
V
DD
V
SS
V
CC
V
REF
Vcc
DGND
LK9
A
B
A
B
ADP7118
LK8
A
B
ADP7182
ADP7118
LK2 LK7
LK6
LK5
IOV
CC
LK10
J12 Pin 10
J11
Voltage R eference
Daughter Board
UG-1152 EVAL-AD5791SDZ User Guide
Rev. 0 | Page 4 of 24
POWER SOLUTION (ADP5070)—SINGLE-SUPPLY
OPTION
The E VA L -AD5791SDZ board is populated with an ADP5070
switching regulator. This regulator is preceded by voltage
regulators (ADP7118 and ADP7182) that can be bypassed if
required. The supplies generated from the ADP5070 alone or
with the addition of the voltage regulators are −15 V and +15 V
from a +3.3 V single supply. Link LK6 and Link LK7 must be
inserted when the voltage regulators are bypassed.
The circuit was designed using the Analog Devices
ADIsimPower toolset, which selects the components, generates
the schematic and bill of materials, and displays the
performance specifications. Visit the ADP5070 product page to
download the design tools.
The ADP5070 requires a minimum voltage supply of 3.3 V for
correct operation. Following the jumper configuration in Table 1
for the ADP5070 alone or the ADP5070 with low dropout
regulators (LDOs) options, the evaluation board is supplied via
the on-board J11 connector with an external 3.3 V single supply.
The J11 connector can be supplied with a range of 3.3 V to 5.5 V
when Link LK5 is inserted, or with a range of 3.3 V to 18 V
when Link LK5 is removed.
Link LK1 must be inserted to Position A at all times. Refer to
Table 3 for full link options.
BENCH POWER SUPPLYDUAL SUPPLY OPTION
The evaluation board can be powered using a bench supply to
allow all output voltage ranges of the AD5791. A headroom and
footroom of at least 2.5 V is required on the dual supply. It is
important that the voltage across the negative analog supply (VSS)
and positive analog supply (VDD)does not exceed the absolute
maximum rating of 34 V. Otherwise, device reliability can be
affected.
Following the jumper configuration in Table 1 for the bench supply
configuration, supply the evaluation board with a dual supply of
the VSS = -15 V and the VDD = +15 V via the J13 connector. The
AD5791 also requires a 3.3 V single supply to be applied to the
VCC and IOVCC pins that can be sourced via the J11 connector or
the on-board J12 connector. Select the position of Link LK8
depending on the preferred source to supply the VCC pin and
the IOVCC pin. Select the position of Link LK1 to Position A at
all times. Refer to Table 3 for full link options.
VOLTAGE REFERENCE DAUGHTER BOARD
The daughter board inserted into Connector J1, Connector J4,
and Connector J9 (available at the top right corner of the E VA L -
AD5791SDZ evaluation board) includes a voltage reference. The
voltage supplied by the voltage reference is gained up and
inverted to provide the positive and negative reference voltages
required by the AD5791, which are routed to the E VA L-
AD5791SDZ board via the J4 connector.
ADR445 Reference Board
The E VA L -AD5791SDZ evaluation kit provides the EV-
ADR445-REFZ reference board to complete the hardware
required to evaluate the AD5791.
The ADR445 is a 5 V low noise reference with 3 ppmC
maximum temperature drift and 2.25 µV p-p noise specifica-
tions across the operating temperature range. Figure 3 shows
the typical integral nonlinearity (INL) performance.
Figure 3. AD5791 with ADR445 INL Performance
Link JP1 selects the source of the reference voltage between the
ADR445 and an external 5 V reference voltage applied at
connector VR_EXT. Refer to Table 2 for the link details.
Table 2. JP1 Link Reference Voltage Selection
JP1 Link Position Reference Voltage Selection
A ADR445
B 5 V external reference voltage
applied at VR_EXT connector
–2.5
–2.0
–1.5
–1.0
–0.5
0
0.5
1.0
0200000 400000 600000 800000 1000000
DAC CODE
INL ERRO R ( LSB)
ADR445 REFE RE NCE
EXTERNAL SUPPLY ON J13
V
DD
= +15V
V
SS
= –15V
3458A DMM , NPL C = 10
STEP SIZE = 1024
T
A
= 25° C
16010-103
EVAL-AD5791SDZ User Guide UG-1152
Rev. 0 | Page 5 of 24
LTZ1000 Reference Board
The EV-LTZ1000-REFZ reference board, including the Linear
Technology LTZ1000 voltage reference, is also available to
evaluate the AD5791.
The LTZ1000 reference board components maintain the 1 ppm
accuracy of the AD5791. The LTZ1000 is a 7.2 V ultraprecision
reference specified with 0.05 ppm/°C temperature drift and
ultralow 1.2 μV p-p noise. The voltage reference is used in
conjunction with low drift amplifiers (ADA4077-2) and a low
drift, thermally matched resistor for the scaling and gain
circuits. To reduce thermal errors due to air currents flowing
over the reference board, it is recommended to place a cover
over the reference board. Figure 4 shows the typical INL
performance.
A minimum external unipolar supply of 3.3 V is required to
supply the EVAL-AD5791SDZ and EV-LTZ1000-REFZ board
combination. Alternatively, external dual supplies can be used
to supply the motherboard and daughterboard.
Figure 4. AD5791 with LTZ1000 INL Performance
–0.5
–0.4
–0.3
–0.2
–0.1
0
0.1
0.2
0.3
0.4
0.5
0 200000 400000 600000 800000 1000000
DAC CODE
INL ERROR (LSB)
LTZ1000 REF E RENCE
EXTERNAL SUPPLY ON J13
V = +15V
V = –15V
3458 A DMM, NPLC = 10
STEP SIZE = 1024
T = 25°C
16010-104
UG-1152 EVAL-AD5791SDZ User Guide
Rev. 0 | Page 6 of 24
Table 3. Link Options
Link No. Description
LK1 This link selects the source of the digital power supply from Connector J11. Position A must be selected at all times.
Position A selects the source from the SDP board.
Position B selects the source from Connector J12.
LK2 This link selects whether or not the power solution on the board is used to supply the AD5791.
When this link is inserted, the ADP5070 dc-to-dc switch is used to supply the AD5791 in single supply.
When this link is removed, the ADP5070 dc-to-dc switch is bypassed.
LK3 This link selects the state of the LDAC pin.
When this link is inserted, LDAC is at logic low.
When this link is removed, LDAC is at logic high.
LK4 This link selects the state of the RESET pin.
When this link is inserted, RESET is at logic low.
When this link is removed, RESET is at logic high.
LK5 This link selects the voltage source for the digital supply VCC pin.
When this link is inserted, the digital supply is sourced from an external 3.3 V single supply (Connector J11) with Link LK1
on position A. Note that the J11 connector can be supplied with a range of 3.3 V to 5.5 V when Link LK5 is inserted.
When this link is removed, the digital supply is sourced from the adjusted voltage generated by the ADP5070 and
regulated by the ADP7118. Note that the J11 connector can be supplied with a range of 3.3 V to 18 V when Link LK5 is
removed.
LK6 This link selects whether the ADP7118 regulator is included in the VDD source circuit.
When this link is inserted, the ADP7118 regulator is bypassed.
When this link is removed, the ADP7118 regulator adjusts the positive analog supply generated by the ADP5070 power
solution.
LK7 This link selects whether the ADP7182 regulator is included in the VSS source circuit.
When this link is inserted, the ADP7182 regulator is bypassed.
When this link is removed, the ADP7182 regulator adjusts the negative analog supply generated by the ADP5070 power
solution.
LK8 This link selects the voltage source for the IOVCC pin.
Position A selects an externally applied voltage at Pin 10 of Connector J12.
Position B connects IOVCC to VCC.
LK9 This link selects the voltage source for the negative analog supply VSS.
Position A selects the source from the voltage externally applied at VSS of Connector J13.
Position B selects the source from the negative voltage generated by the ADP5070 and adjusted by an ADP7182
regulator, depending on the position of Link LK7.
LK10 This link selects the voltage source for the positive analog supply VDD.
Position A selects the source from the voltage externally applied at VDD of Connector J13.
Position B selects the source from the positive voltage generated by the ADP5070 and adjusted by an ADP7118 regulator,
depending on the position of Link LK6.
LK11 This link selects the state of the CLR pin.
When this link is inserted, CLR is at logic low.
When this link is removed, CLR is at logic high.
EVAL-AD5791SDZ User Guide UG-1152
Rev. 0 | Page 7 of 24
ON-BOARD CONNECTORS
Table 4 shows the connectors on the E VA L -AD5791SDZ.
Table 4. On-Board Connectors
Connector Function
J1 to J9 Voltage reference daughter board connectors
J11 Digital power supply connector
J12 Digital interface pin header connector
J13 Analog power supply connector
J14 SDP board connector
VO DAC output connector
VO_BUF Buffered DAC output connector
VR_EXT 5 V voltage reference input connector
Connector J12 Pin Descriptions
Figure 5 and Table 5 show the Connector J12 pins.
Figure 5. Connector J12 Pin Configuration
Table 5. Connector J12 Pin Descriptions
Pin No. Description
1 CLR
2 LDAC
3 RESET
4 SCLK
5 SDIN
6 SDO
7 SYNC
8 DGND
9 DGND
10 IOVCC
2 4 6 8 10
13579
16010-002
UG-1152 EVAL-AD5791SDZ User Guide
Rev. 0 | Page 8 of 24
EVALUATION BOARD SOFTWARE
SOFTWARE INSTALLATION
The AD5791 evaluation kit includes self installing software on
a CD. The software is compatible with Windows XP or later
Windows based PCs. If the setup file does not run automatically,
you can run setup.exe from the CD.
Install the evaluation software before connecting the evaluation
board and SDP board to the USB port of the PC to ensure that
the evaluation system is correctly recognized when connected to
the PC.
1. After installation from the CD is complete, power up
the AD5791 evaluation board as described in the Power
Supplies and Default Link Options section. Connect the
SDP board to the AD5791 evaluation board and then to the
USB port of your PC using the supplied cable.
2. When the evaluation system is detected, proceed through
any dialog boxes that appear. This completes the installation.
SOFTWARE OPERATION
To launch the software, complete the following steps:
1. From the Start menu, select Analog Devices AD5791 >
AD5791 Evaluation Software. The main window of the
software displays (see Figure 7).
2. If the evaluation system is not connected to the USB port
when the software is launched, a connectivity error is
displayed (see Figure 6). Connect the evaluation board to
the USB port of the PC, wait a few seconds, and click
Rescan. Follow the instructions.
Figure 6. Connectivity Error Alert
Figure 7. Main Window
16010-003
EVAL-AD5791SDZ User Guide UG-1152
Rev. 0 | Page 9 of 24
MAIN WINDOW
The main window is divided into three tabs: Configure,
Program Voltage, and Measure DAC Output.
Configure
The Configure tab allows access to the control register,
clearcode register, software control register, and DAC register,
and also allows control of the RESET, CLR, and LDAC pins, as
shown in Figure 7.
Program Voltage
The Program Voltage tab programs the DAC register with a
value calculated from the three entered values: the positive
voltage reference (VREFP), the negative voltage reference
(VREFN), and the desired output voltage input to the Program
Voltage field, as shown in Figure 8.
Figure 8. Program Voltage Window
Measure DAC Output
The Measure DAC Output section allows the PC to control an
Agilent 3458A multimeter to measure and log the DAC output
voltage.
The multimeter is controlled over a general-purpose interface
bus (GPIB). Once connected to the PC, the multimeter should
first be configured via its front panel before taking a measure-
ment. Figure 10 shows the measurement options. The software
runs through a sequence of steps, programming the DAC
register and measuring the DAC output voltage. The sequence
begins with the software programming the DAC with the Start
Code value, incrementing the programmed value at each step
by the Code Step value, and finishing when the programmed
value reaches the Stop Code value. A delay between measure-
ments can be inserted if required. The GPIB address of the
multimeter must be specified.
To begin the measurement, click the START button. The
measurement can be halted at any time by clicking the STOP
button. When the measurement is completed, a dialog box
appears to allow the data to be saved as a spreadsheet file with
three columns of data. The first column is DAC code, the
second column is DAC voltage in volts, and the third column is
INL error in least significant bits (LSBs), as shown in Figure 9.
A graph of both DAC output voltage vs. DAC code and INL
error vs. DAC code is displayed on screen. In the measurement
example shown in Figure 10, measurements are taken in 1024
code steps beginning at Code 0 and finishing at Code 1,047,552,
in total 1023 measurements. With the number of power line
cycles (NPLC) setting on the multimeter set to 1, the
measurement takes ~75 sec to complete. To complete an all
codes measurement requiring 1,048,576 measurement points
takes ~21 hours to complete.
Figure 9. Saved Data Format
If an Agilent 3458A multimeter is not connected to the PC, the
software steps through the codes without taking any
measurements.
16010-005
16010-006
UG-1152 EVAL-AD5791SDZ User Guide
Rev. 0 | Page 10 of 24
Figure 10. Measure DAC Output Window
16010-007
EVAL-AD5791SDZ User Guide UG-1152
Rev. 0 | Page 11 of 24
EVALUATION BOARD SCHEMATICS AND ARTWORK
AD5791 CARRIER BOARD
Figure 11. Schematic of the Main AD5791 Circuitry
VSS
AGND
VDD
VDD TO REFERENCE BOARDS
VSS TO REFERENCE BOARDS
CONNECT AGND T O DNG_EARTH WIT H A S T A R CONNECTION
MILL-MAX HEADER (M) CONNECTOR.ALIGN WITH VREF CONNECTOR ON REFERENCE BOARDS
NC PINS ARE RESERVED FOR FUTURE USE
MILL-MAX SOCKET (F)
VCC 10
MILL-MAX SOCKET (F)
MILL-MAX SOCKET (F)
DGND
AGND TO REFERENCE BOARDS
MILL-MAX SOCKET (F)
1
NC PINS ARE RESERVED FOR FUTURE USE
MILL-MAX SOCKET (F)
NC PINS ARE RESERVED FOR FUTURE USE
MILL-MAX SOCKET (F)
AGND
0.1UF
M20-9990345
DNI
10UF
600OHM
M20-9990345
M20-9990345
0
AGND
600OHM
DNI
DNI
600OHM
0.1UF
10UF
0.1UF
10UF
AGND
AGND
AGND
AGND
AGND
DNI
DNI
DNI
AGND
DNI
AGND
GND_EARTH
M20-9990345
600OHM
1727023
LK1
J13
LK8
LK10
C5 C3
LK9
J9
J8
J7
J3
J2
J1
J5
J6
TP10 R0
LK5
LK2
LK7
LK6
J4
VO_BUF
VO
TP9
C1
C6 C4
L2
L1
L4
J11
C2
L3
LK4
LK3
LK11
J12
IOVCC
+3.3V
VDD
VSS
VREFN
VSS_LDO
VSS
VDD
IOVCC
LDAC_N
SCLK
SDIN
CLR_N
VCC
VREFP
RESET_N
SYNC_N
VOUT2
VSS_LDO
VDD_LDO
VOUT1
VOUT2
+3.3V
VOUT1
SDO
VDD_LDO
VCC
321
3
2
1
3
2
1
3
2
1
N P N P
3
2
1
3
2
1
3
2
1
3
2
1
3
2
1
3
2
1
3
2
1
3
2
1
3
2
1
1
2 1
2 1
21
2 1
3
2
1
5432
1
5432
1
1
N P
2 1
2 1
2 1
2
12 1
2 1
2 1
2 1
10
9
8
7
6
5
4
3
2
1
IN
B A
B A
BAB A
SDP_BLOCK
+3.3V
SCLK
SDIN
SDO
CLR_N
LDAC_N
RESET_N
SYNC_N
AD5791_BLOCK
IOVCC_DAC
VCC_DAC
SYNC_N
SDO
CLR_N
LDAC_N
SDIN
SCLK
RESET_N VOUT_BUF
VOUT
REFN
REFP
VSS_DAC
VDD_DAC
AD5791_POWERSECTION
+5V
VOUT2_FILTER
VOUT1_FILTER
AVCC
AVDD_LDO
AVSS_LDO
VOUT1
VOUT2
UG-1152 EVAL-AD5791SDZ User Guide
Rev. 0 | Page 12 of 24
Figure 12. Schematic of the ADP5070 DC-to-DC Switch Circuitry
49.9K
10
4.7
30.1K
30.1K
DNI
0DNI
0
0DNI
00
0DNI
AGND
AGND
0V
2.2UH
0V
0V
AGND
0V0V
AGND
AGND
10UF
15UH
1.5UH
6.8UH
DFLS130-7
BAT54LPS
54.9K
1UF
0V
4.7UF
AGND
AGND 3.57K
63.4K
0V
4.7UF
0.022UF
AGND
2.2UF
ADP5070ACPZ-R7
2.2UF
0.082UF
22PF
1UF
AGND
27PF
2.8K
18.7K
22K
C9
C8
R38R41
R37R40R39
R1
R26 C39
C38
R25
R42
R21R20
C42
R29
C41
L7
L9
C37
R22
C36
D2
L6
L8
C34
C35
C40
R27
R28
R24
R23
U5
D3 VOUT2
VREG
+5V
VOUT1
AC
14
12
2
18
20
8
4
3
16
17
15
19
PAD
1
11
5
9
7
10
6
13
A C
OUT
OUT
PAD
SW2
PVIN2
PVINSYS
PVIN1
VREG
AGND
VREF
FB2
COMP2
EN2
SS
EN1
COMP1
FB1
SLEW
SEQ
SYNC/FREQ
INBK
SW1
PGND
EVAL-AD5791SDZ User Guide UG-1152
Rev. 0 | Page 13 of 24
Figure 13. Schematic of the LDOs (ADP7118 and ADP7182) from the Power Solution Circuitry
105K
105K
10
10
0.01UF
DNI
ADP7118ARDZ
2.2UF
AGND
AGND
AGND
2.2UF
AGND
AGND
AGND
AGND
ADP7118ARDZ-3.3
AGND
AGND AGND
1UF
2.2UF
2.2UF
AGND
1UF
AGND
1
10K
10K
ADP7182ACPZN
R35
R36
R33
R32
C7
C47 C45
R34
R31
R30
C48 C46 C44
C43
U8
U6
U7
VOUT2_FILTER
AVDD_LDO
AVCC
+5V
VOUT2
VOUT1_FILTER
AVSS_LDO
VOUT1
1
6
4
5
PAD
3
2
2
1
8
7
6
3
4 DAP
5
2
1
8
7
6
3
4 DAP
5
IN
IN
EPAD
VIN GND NC
EN
ADJ
VOUT
IN
IN
VOUTVIN
PAD
VIN
SS
EN
GND
SENSE/ADJ
VOUT
OUT
VOUTVIN
PAD
VIN
SS
EN
GND
SENSE/ADJ
VOUT
OUT
IN
OUT
UG-1152 EVAL-AD5791SDZ User Guide
Rev. 0 | Page 14 of 24
Figure 14. Schematic of the AD5791 Circuitry
U2 U3 U3 U2
0
10UF
10K
AD8676BRMZ
0.1UF
AGND
DNI
AGND
AD5791BRUZ_PRELIM
0.1UF
0.1UF
220PF
10K
AGND
10PFDNI
AGND
0.1UF
0.1UF
AGND
AGND
AGND
0.1UF 0.1UF
0.1UF
10UF10UF
10UF10UF
10UF
0
0
0
0
0.1UF
10K
10K
DNI
220PF
0
0AD8675ARZ
10UF
0.1UF
10UF
AGND
AD8676BRMZ
AD8676BRMZ
U2
U2
C29
C26
C24
C32
C30
C21
C18
C16
C14
R19
C25C31
C33 C27
C28
U2
R18
R17
R16
R15
R14
R13
R9
R10
R11
R12
C20 C19
C17
C22
U1
C15
U3
C23
C13
RESET_N_TP
CLR_N_TP
LDAC_N_TP
SDIN_TP
SCLK_TP
SYNC_N_TP
SDO
SDIN
SYNC_N
VDD_DAC
VSS_DAC
REFP
VOUT
VOUT_BUF
REFN
VDD_DAC
VSS_DAC
RESET_N
CLR_N
LDAC_N
SCLK
IOVCC_DAC
IOVCC_DAC
SDO_TP
VDD_DAC
VSS_DAC
VCC_DAC
1
3
2
7
5
6
N P
N P
NP
NP
NP
N P
N P
N P
4
8
18
3
4
17
16
2
5
9
14
11
12
13 20
6
8
10
1
15
7
19
4
76
8
1
2
3
OUT
OUT
V-
V+
IN
IN
IN
IN
IN
IN
IN
IN
RFB
AGND
VSS
VREFNS
VREFNF
DGND
SYNC_N
SCLK
SDIN SDO
IOVCC
VCC
LDAC_N
CLR_N
RESET_N
VDD
VREFPF
VREFPS
VOUT
INV
N2
N1 V+
V- OUT
IN
IN
IN
IN
IN
IN
IN
IN
IN
OUT
IN
OUT
IN
16010-013
IN
EVAL-AD5791SDZ User Guide UG-1152
Rev. 0 | Page 15 of 24
Figure 15. Schematic of the SDP Board Connector
AGND
FX8-120S-SV(21)
AGND
AGND
24LC64-I/SN
U4
J14
SCLK
+3.3V
SYNC_N
LDAC_N
TP_10
TP_11TP_1
TP_2
TP_3
CLR_N
SDIN
SDO
+3.3V
RESET_N
TP_12
TP_47
4
8
5
6
3
2
1
65
116
1
5
6259
7249 7348
87
89
30
29 92
90
32 88
31 91
38
37 85
39
84
83
34
33
82
64
35
41 80
42 79
57
60
10021 99
26 95
27
7114
8113
9112
10 111
110
12
13 108
14 107
15 106
16 105
18 103
19 102
20 101
22
94
24 97
25 96
120
119
70
68
67
6655
54
53
51
50
2
7447
7645 7744 7843
118
117
115
109
104
98
93
86
81
75
69
6358
52
46
40
36
28
23
17
11
6
4
3
56
71
61
IN
VSS
VCC
WP
A2
A1
A0
SCL SDA
OUT OUT
OUT
OUT
OUT
OUT
OUT
IN
IN IN
IN
IN
IN
IN
IN
SPI_SEL_A
CLKOUT
NC
NC
GND
GND
VIO(+3.3V)
GND
PAR_D22
PAR_D20
PAR_D18
PAR_D16
PAR_D15
GND
PAR_D12
PAR_D10
PAR_D8
PAR_D6
GND
PAR_D4
PAR_D2
PAR_D0
PAR_WR_N
PAR_INT
GND
PAR_A2
PAR_A0
PAR_FS2
PAR_CLK
GND
SPORT_RSCLK
SPORT_DR0
SPORT_RFS
SPORT_TFS
SPORT_DT0
SPORT_TSCLK
GND
SPI_MOSI
SPI_MISO
SPI_CLK
GND
SDA_0
SCL_0
GPIO1
GPIO3
GPIO5
GND
GPIO7
TMR_B
TMR_D
NC
GND
NC
NC
NC
WAKE_N
SLEEP_N
GND
UART_TX
BMODE1RESET_IN_N
UART_RX
GND
RESET_OUT_N
EEPROM_A0
NC
NC
NC
GND
NC
NC
TMR_C
TMR_A
GPIO6
GND
GPIO4
GPIO2
GPIO0
SCL_1
SDA_1
GND
SPI_SEL1/SPI_SS_N
SPI_SEL_C_N
SPI_SEL_B_N
GND
SERIAL_INT
SPI_D3
SPI_D2
SPORT_DT1
SPORT_DR1
SPORT_TDV1
SPORT_TDV0
GND
PAR_FS1
PAR_FS3
PAR_A1
PAR_A3
GND
PAR_CS_N
PAR_RD_N
PAR_D1
PAR_D3
PAR_D5
GND
PAR_D7
PAR_D9
PAR_D11
PAR_D13
PAR_D14
GND
PAR_D17
PAR_D19
PAR_D21
PAR_D23
GND
USB_VBUS
GND
GND
NC
VIN
16010-014
UG-1152 EVAL-AD5791SDZ User Guide
Rev. 0 | Page 16 of 24
Figure 16. Component Placement Schematic
Figure 17. Top Printed Circuit Board (PCB) Layer Schematic
16010-015
16010-016
EVAL-AD5791SDZ User Guide UG-1152
Rev. 0 | Page 17 of 24
Figure 18. Bottom PCB Layer Schematic
16010-017
UG-1152 EVAL-AD5791SDZ User Guide
Rev. 0 | Page 18 of 24
ADR445 REFERENCE VOLTAGE DAUGHTER BOARD
Figure 19. Schematic of the EV-ADR445-REFZ
AGND
10
DNI
DNI
0.1µF
DNI
DNI
ADA4077-2BRZ
10
DNI
DNI
DNI
10
10
10
10
10
DNI
10
0.1µF
DNI
DNI
10µF
ADA4077-2BRZ
10
AGND
AGND
DNI
AGND
10
AGND
AGND
ADR445BRZ
DNI
AGND
0.1µF
0.1µF
10
DNI
10
ADA4077-2BRZ10
0.1µF
MILL-MAX HEADER (M) CONNECTOR
MILL-MAX SOCKET ( F)M ILL-M AX SOCKET ( F)
VDD
MILL-MAX HEADER (M) CONNECTOR
VSS
MILL-MAX SOCKET ( F)
MILL-MAX HEADER (M) CONNECTORDNI
MILL-MAX HEADER (M) CONNECTOR
M20-9990345
10
AGND
350-10-103-00-006000
MILL-MAX SOCKET ( M
)
10µF
0.1µF
MILL-MAX HEADER (M) CONNECTOR
C6
J9
JP1
J2
R7
U2
U2
VR_EXT
J7
J1
J6J5
R25
R23
R20
R24
C8
C7
R8R5
R4
R6
C5
C2
C1C3
J4
R1
R22
U2
R21
R2
R3
U1
J8
C4
J3
VREFN
VREFP
VSS
VDD
VSS
VDD
1
6
4
2
2
1
3
2
1
3
2
4
8
1
2
3
5
5 4 2
1
3
2
1
3
1
2
1
3
2
1
N P
N P
3
2
1
2
5
7
3
3
1
2
8
7
3
6
3
1
3
NC NC
TRIM
VIN
GND
TP TP
VOUT
V–
V+
B A
16010-018
EVAL-AD5791SDZ User Guide UG-1152
Rev. 0 | Page 19 of 24
Figure 20. EV-ADR445-REFZ Component Placement Schematic
Figure 21. EV-ADR445-REFZ Top PCB Layer Schematic
Figure 22. EV-ADR445-REFZ Bottom PCB Layer Schematic
16010-020
16010-021
16010-022
UG-1152 EVAL-AD5791SDZ User Guide
Rev. 0 | Page 20 of 24
LTZ1000 REFERENCE VOLTAGE DAUGHTER BOARD
Figure 23. Schematic of the EV-LTZ1000-REFZ
C44 SHA LL BE
CONNECTED
TO GND
STAR POINT
U3 AND U4 HAVE KELVIN
CONNECTION TO PIN 7 OF
LTZ1000 TO G ND
R30 SHA LL BE
MATCHED
RESISTORS
IN THE SINGLE
PACKAGE,
Y1685-10K-ND
SINGLE GND STAR POINT FOR ALL CONNECTIONS HERE
MILL-MAX SOC KET (F)
25K
10UF
10UF
10UF
10UF
10UF
0.1UF
0.1UF
0.1UF
0.1UF
0.1UF
1MEG
DNI
AGND
AGND
2N3904TF
ADA4077-2BRZ
10K/10K
0.1UF
1K
0.1UF
LTZ1000ACH#PBF
AGND
DNI
1K
68K
68K
ADA4077-2BRZ
ADA4077-2BRZ
0.1UF
DNI
AGND
0.1UF
1N270
ADA4077-2BRZADA4077-2BRZ
0.1UF
120
ADA4077-2BRZ1.5K
1N270
15K
10K
DNIDNI
DNI
DNI
DNI
10K
NC PINS. RESERVED FOR FUTURE USE
PLAC E ONE ABOVE AN D BELO W J 1 T O ADD PHYSI CAL STABI L I TY
MILL-MAX SUPPLY SOCKET ( M) CON NETOR
MILL-MAX HEADER (M) CONNECTOR
MILL-MAX HEADER (M) CONNECTOR
MILL-MAX SOC KET (F)
PLACE ONE ABOVE AND BELOW J4 TO ADD PHYSICAL STABILITY
NC PINS. RESERVED FOR FUTURE USE
MILL-MAX SOC KET (F)
VDD
MILL-MAX HEADER (M) CONNECTOR
VSS
NC PINS. RESERVED FOR FUTURE USE
MILL-MAX HEADER (M) CONNECTOR
PLACE ON TOP SECTION OF BO ARD FOR STABI LITY
MILL-MAX HEADER (M) CONNECTOR
C5 C1
Q1
C7 C3
C24
R49
R44
C22
R42 R41
D2
U5
R20 R40
R39
C23
C13
R8
C12
R48
D1
R43
R45
R46
C2
C4
C6
C8
J4
J5 J6
J1
J2
J3
J7 J8
C50
C51
U2
U2
U2
U1
U1
U1
J9
VDD
VSS
VDD
VREFN
VREFP
1
2
3
1
C A
1
2
3
4
5
67
8
PN
123
C A
PN
PN
PN
PN
2
3
1
2
3
1
2
3
1
2
3
1
2
3
1
2
3
1
2
3
1
2
3
5
67
3
21
8
4
8
4
5
6
7
3
21
1
2
3
IN
IN
IN
V-
V+
V-
V+
16010-023
EVAL-AD5791SDZ User Guide UG-1152
Rev. 0 | Page 21 of 24
Figure 24. EV-LTZ1000-REFZ Component Placement Schematic
Figure 25. EV-LTZ1000-REFZ Top PCB Layer Schematic
Figure 26. EV-LTZ1000-REFZ Bottom PCB Layer Schematic
16010-024
16010-025
16010-026
UG-1152 EVAL-AD5791SDZ User Guide
Rev. 0 | Page 22 of 24
ORDERING INFORMATION
BILL OF MATERIALS
Table 6. AD5791 Carrier Board
Reference Designator Part Description Part Number
C1, C3, C5, C14, C16, C18, C21, C24,
C26, C30, C32
Capacitors, 3528, 10 μF TAJB106K016RNJ
C2, C4, C6, C13, C15, C17, C22, C25,
C27 to C29, C31, C33
Capacitors, 0603, 25 V, 0.1 μF, ±10% C1608X8R1E104K
C34, C40 Capacitors, 0603, 6.3 V, 1 μF, ±20% JMK107B7105MA
C35 Capacitor, 0805, 10 V, 10 μF, ±20% TACH106M010XTA
C36, C37 Capacitors, 1206, 50 V, 4.7 μF, ±20% C3216X7R1H475M160AC
C38 Capacitor, 0603, 16 V, 0.022 μF, ±10% 0603YC223KAT2A
C39 Capacitor, 0603, 16 V, 0.082 μF, ±10% CL10B823KO8NNNC
C41, C42
Capacitors, 1206, 25 V, 2.2 μF, ±10%
C3216X7R1E225K
C43, C44 Capacitors, 0603, 10 V, 2.2 μF, ±10% GRM188R71A225KE15D
C45, C47 Capacitors, 0603, 16 V, 1 μF, ±10% GRM188R61C105KA93D
C46, C48 Capacitors, 0805, 25 V, 2.2 μF, ±10% GRM21BR71E225KA73L
C8 Capacitor, 0603, 50 V, 27 pF, ±5% 2238 867 15279
C9 Capacitor, 0603, 50 V, 22 pF, ±5% CC0603JRNP09BN220
D2 Schottky diode DFLS130-7
D3 Schottky diode BAT54LPS
J1, J9 3-position female header, single-row connectors, 2.54 mm pitch 310-13-103-41-001000
J11 2-position terminal block (3.81 mm pitch) 1727010
J12 10-position male header connector (3.81 mm pitch) M20-9980546
J13 3-pin terminal block (3.81 mm pitch) 1727023
J14 120-way connector, 0.6 mm pitch FX8-120S-SV(21)
J4 3-position male header single row connector, 2.54 mm pitch 350-10-103-00-006000
L1, L2, L3 Surface-mount power inductors 7427920415
L6 Surface-mount power inductor LPS6235-153MRB
L7 Surface-mount power inductor XFL4020-152MEB
L8
Surface-mount power inductor
LPS4018-222MRB
L9 Surface-mount power inductor LPS6235-682MRB
LK1, LK8, LK9, LK10 3-pin single-inline (SIL) header and shorting links M20-9990345 + M7567-05
LK2 to LK7, LK11 2-contact headers, two rows, through hole 69157-102
R0, R13 to R19, R37, R39 Resistors, 0 Ω, 0.0625 W, 1%, 0603 MC0603WG00000T5E-TC
R9 to R12
Resistors, 10 , 0.0625 W, 1%, 0603
MC0063W0603110K
R20, R26 Resistors, 30.1 , 0.1 W, 1%, 0603 ERJ-3EKF3012V
R21 Resistor, 18.7 , 0.1 W, 1%, 0603 ERJ-3EKF1872V
R22 Resistor, 4.7 Ω, 0.1 W, 1%, 0603 ERJ-3RQF4R7V
R23 Resistor, 63.4 , 0.0625 W, 1%, 0402 ERJ-2RKF6342X
R24 Resistor, 3.57 , 0.1 W, 1%, 0402 ERJ-2RKF3571X
R25 Resistor, 22 , 0.1 W, 1%, 0603 CRCW060322K0FKEA
R27 Resistor, 2.8 , 0.1 W, 1%, 0402 ERJ-2RKF2801X
R28 Resistor, 54.9 , 0.1 W, 1%, 0402 ERJ-2RKF5492X
R29, R31, R34 Resistors, 10 Ω, 0.1 W, 1%, 0603 ERJ-3EKF10R0V
R30 Resistor, 1 Ω, 0.0625 W, 5%, 0402 CRCW04021R00JNED
R32, R35 Resistors, 105 , 0.1 W, 1%, 0603 ERJ-3EKF1053V
R33, R36 Resistors, 10 , 0.1 W, 1%, 0603 ERJ-3EKF1002V
R42 Resistor, 49.9 , 0.1 W, 1%, 0603 ERJ-3EKF4992V
TP1 to TP7, TP9, TP10 Red test points TP-104-01-02
EVAL-AD5791SDZ User Guide UG-1152
Rev. 0 | Page 23 of 24
Reference Designator Part Description Part Number
U1 1 ppm 20-bit, ±1 LSB INL, voltage output DAC AD5791BRUZ
U2 Ultraprecision, 36 V, 2.8 nV/√Hz dual rail-to-rail output op amp AD8676BRMZ
U3 36 V precision, 2.8 nV/√Hz rail-to-rail output op amp AD8675ARZ
U4 64 kb I2C serial electrically erasable programmable read only
memory (EEPROM)
24LC64-I/SN
U5 1 A/0.6 A dc to dcc switching regulator with independent
positive and negative outputs
ADP5070ACPZ-R7
U6 20 V, 200 mA, low noise, complementary metal-oxide-
semiconductor (CMOS) LDO linear regulator, 3.3 V fixed output
voltage
ADP7118ARDZ-3.3
U7 20 V, 200 mA, low noise, CMOS LDO linear regulator ADP7118ARDZ
U8 −200 mA, low noise linear regulator ADP7182ACPZN
VO, VO_BUF Straight PCB mount subminiature Version B (SMB) jacks, 50 Ω 1-1337482-0
Table 7. ADR445 Daughter Board
Reference Designator Part Description Part Number
C1, C3, C5, C6 Capacitors, 0603, X8R, 25 V, 0.1 μF, ±10% C1608X8R1E104K
C2, C4 Capacitors, 3528, 16 V, 10 μF, ±10% TAJB106K016RNJ
J1, J9 3-position male header, single-row connectors, 2.54 mm pitch 350-10-103-00-006000
J4 3-position female header, single-row connector, 2.54 mm pitch 310-13-103-41-001000
JP1 3-position header connector M20-9990345 + M7567-05
R1 to R8 Resistors, 10 kΩ, 0.125 W, 0.01%, 0805 ERA-6AEB103V
U1 Ultralow noise 5 V voltage reference ADR445BRZ
U2 High precision dual amplifier ADA4077-2BRZ
VR_EXT Straight PCB mount SMB jack, 50 Ω 1-1337482-0
Table 8. LTZ1000 Daughter Board
Reference Designator Part Description Part Number
C1, C3, C5, C7, C13, C22, C23, C24 Capacitors, 0603, 25 V, 0 μF, ±10% C1608X8R1E104K
C2, C4, C6, C8, C12 Capacitors, 3528, 16 V, 1 μF, ±10% TAJB106K016RNJ
D1, D2 Radio frequency (RF)/pin diodes 1N270
J1, J9 3-position male header single row connectors, 2.54 mm pitch 350-10-103-00-006000
J4 3-position female header single row connector, 2.54 mm pitch 310-13-103-41-001000
Q1 Single bipolar junction transistor 2N3904TF
R20 Resistor, 120 Ω, 0.6 W, 0.01%, through hole Y1453120R000T9
R39, R40 Resistors, 68 kΩ, 0.1 W, 0.1%, 0805 PCF0805-13-68K-B-T1
R41 Resistor, 15 kΩ, 0.6 W, 0.01%, through hole Y145315K0000T9
R42 Resistor, 1 kΩ, 0.6 W, 0.01%, through hole Y14531K00000T9
R43 Resistor, 10 kΩ, 0.6 W, 1%, through hole MRS25000C1002FRP00
R44 Resistor, 1 MΩ, 0.6 W, 1%, through hole MRS25000C1004FCT00
R45 Resistor, 10 kΩ, 0.6 W, 0.005%, through hole Y145310K0000V9L
R46 Resistor, 25 kΩ, 0.6 W, 0.01%, through hole Y145325K0000T9
R48 Resistor, 10 kΩ/10 kΩ, 0.1W, 0.01%, 1505 Y1685V0001TT9
R49 Resistor, 1 kΩ, 0.6 W, 1%, through hole MRS25000C1001FRP00
R8 Resistor, 1.5 kΩ, 0.25 W, 1%, through hole CMF-551501FT-1
U1, U2 High precision dual amplifiers ADA4077-2BRZ
U5 Ultraprecision reference LTZ1000ACH#PBF
UG-1152 EVAL-AD5791SDZ User Guide
Rev. 0 | Page 24 of 24
NOTES
I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).
ESD Caution
ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection
circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
Legal Terms and Conditions
By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the Evaluation Board”), you are agreeing to be bound by the terms and conditions
set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until
you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance o
f the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices,
Inc. (“ADI”), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal,
temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided
for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the li
cense granted is expressly made subject to the following additional
limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term
“Third Party includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including
ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the con
fidential and proprietary information of ADI. Customer
may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to
promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any
occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board.
Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written
notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED AS IS” AND ADI MAKES NO
WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED,
RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF
INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S
POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES
SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will
comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreem
ent shall be governed by and construed in accordance with the substantive laws of
the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts,
and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is
expressly disclaimed.
©2018 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
UG16010-0-1/18(0)