©2001 Fairchild Semiconductor Corporation IRFR420, IRFU420 Rev. A
File Number
2411.3
IRFR420, IRFU420
2.5A, 500V, 3.000 Ohm, N-Channel Power
MOSFETs
These are N-Channel enhancement mode silicon gate
power field effect transistors. They are advanced power
MOSFETs designed, tested, and guaranteed to withstand a
specified level of energy in the breakdown avalanche mode
of operation. All of these power MOSFETs are designed for
applications such as switching regulators, switching
convertors, motor drivers, relay drivers, and drivers for high
power bipolar switching transistors requiring high speed and
low gate drive power. These types can be operated directly
from integrated circuits.
Formerly developmental type TA17405.
Features
• 2.5A, 500V
•r
DS(ON)
= 3.000
Ω
• Single Pulse Avalanche Energy Rated
• SOA is Power Dissipation Limited
• Nanosecond Switching Speeds
• Linear Transfer Characteristics
• High Input Impedance
• Related Literature
- TB334 “Guidelines for Soldering Surface Mount
Components to PC Boards”
Symbol
Packaging
JEDEC TO-251AA JEDEC TO-252AA
Ordering Information
PART NUMBER PACKAGE BRAND
IRFR420 TO-252AA IRFR420
IRFU420 TO-251AA IRFU420
NOTE: When ordering, use the entire part number. Add the suffix 9A
to obtain the TO-252AA variant in the tape and reel, i.e., IRFR4209A.
G
D
S
GATE
SOURCE
DRAIN
DRAIN (FLANGE) SOURCE
DRAIN
GATE
DRAIN
(FLANGE)
Data Sheet July 1999
©2001 Fairchild Semiconductor Corporation IRFR420, IRFU420 Rev. A
Absolute Maximum Ratings
T
C
= 25
o
C, Unless Otherwise Specified
IRFR420, IRFU420 UNITS
Drain to Source Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
DS
500 V
Drain to Gate Voltage (R
GS
= 20k
Ω)
(Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V
DGR
500 V
Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
T
C
= 100
o
C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
D
2.5
1.6
A
A
Pulsed Drain Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
DM
8A
Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
GS
±
20 V
Maximum Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . P
D
50 W
Linear Derating Factor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.4 W/
o
C
Single Pulse Avalanche Energy Rating (Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . E
AS
210 mJ
Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T
J,
T
STG
-55 to 150
o
C
Maximum Temperature for Soldering
Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T
L
Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .T
pkg
300
260
o
C
o
C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. T
J
= 25
o
C to 125
o
C.
Electrical Specifications
T
C
= 25
o
C, Unless Otherwise Specified
PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Drain to Source Breakdown Voltage BV
DSS
I
D
= 250
µ
A, V
GS
= 0V (Figure 10) 500 - - V
Gate Threshold Voltage V
GS(TH)
V
GS
= V
DS
, I
D
= 250
µ
A 2.0 - 4.0 V
Zero Gate Voltage Drain Current I
DSS
V
DS
= Rated BV
DSS
, V
GS
= 0V - - 25
µ
A
V
DS
= 0.8 x Rated BV
DSS
, V
GS
= 0V, T
J
= 125
o
C - - 250
µ
A
On-State Drain Current (Note 2) I
D(ON)
V
DS
> I
D(ON)
x r
DS(ON)MAX
, V
GS
= 10V 2.5 - - A
Gate to Source Leakage Current I
GSS
V
GS
=
±
20V - -
±
100 nA
Drain to Source On Resistance (Note 2) r
DS(ON)
I
D
= 1.3A, V
GS
= 10V (Figures 8, 9) - 2.9 3.0
Ω
Forward Transconductance (Note 2) g
fs
V
DS
≥
10V, I
D
= 2.0A (Figure 12) 1.5 2.2 - S
Turn-On Delay Time t
d(ON)
V
DD
=
250V, I
D
≈
2.5A, R
GS
= 18
Ω
, R
L
= 100
Ω,
V
GS
= 10V
MOSFET Switching Times are Essentially
Independent of Operating Temperature
-1015ns
Rise Time t
r
-1218ns
Turn-Off Delay Time t
d(OFF)
-2842ns
Fall Time t
f
-1218ns
Total Gate Charge
(Gate to Source + Gate to Drain)
Q
g(TOT)
V
GS
= 10V, I
D
= 2.5A, V
DS
= 0.8 x Rated BV
DSS
I
G(REF)
= 1.5mA (Figure 14)
Gate Charge is Essentially Independent of
Operating Temperature
-1319nC
Gate to Source Charge Q
gs
- 2.2 3.3 nC
Gate to Drain “Miller” Charge Q
gd
- 6.8 10 nC
Input Capacitance C
ISS
V
DS
= 25V, V
GS
= 0V, f = 1MHz
(Figure 11)
- 350 - pF
Output Capacitance C
OSS
-54- pF
Reverse Transfer Capacitance C
RSS
- 9.6 - pF
Internal Drain Inductance L
D
Measured From the Drain
Lead, 6.0mm (0.25in)
From Package to Center
of Die
Modified MOSFET
Symbol Showing the
Internal Device
Inductances
- 4.5 - nH
Internal Source Inductance L
S
Measured From the
Source Lead, 6.0mm
(0.25in) From Package to
Source Bonding Pad
- 7.5 - nH
Thermal Resistance, Junction to Case R
θ
JC
- - 2.5
o
C/W
Thermal Resistance, Junction to Ambient R
θ
JA
Mounted on FR-4 Board with Minimum Mounting
pad
- - 110
o
C/W
LS
LD
G
D
S
IRFR420, IRFU420
©2001 Fairchild Semiconductor Corporation IRFR420, IRFU420 Rev. A
Source to Drain Diode Specifications
PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Continuous Source to Drain Current I
SD
Modified MOSFET Symbol
Showing the Integral Re-
verse P-N Junction
Rectifier
- - 2.5 A
Pulse Source to Drain Current
(Note 3)
I
SDM
--8 A
Source to Drain Diode Voltage (Note 2) V
SD
T
J
= 25
o
C, I
SD
= 2.5A, V
GS
= 0V (Figure 13) - - 1.6 V
Reverse Recovery Time t
rr
T
J
= 25
o
C, I
SD
= 2.5A, dI
SD
/dt = 100A/
µ
s 130 270 540 ns
Reverse Recovery Charge Q
RR
T
J
= 25
o
C, I
SD
= 2.5A, dI
SD
/dt = 100A/
µ
s 0.57 1.2 2.3
µ
C
NOTES:
2. Pulse test: pulse width
≤
300
µ
s, duty cycle
≤
2%.
3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. V
DD
= 50V, starting T
J
= 25oC, L = 60mH, RG = 25Ω, peak IAS = 2.5A.
Typical Performance Curves Unless Otherwise Specified
FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE
TEMPERATURE
FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs
CASE TEMPERATURE
FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE
G
D
S
0 50 100 150
0
TC, CASE TEMPERATURE (oC)
POWER DISSIPATION MULTIPLIER
0.2
0.4
0.6
0.8
1.0
1.2
0
50 100
ID, DRAIN CURRENT (A)
TC, CASE TEMPERATURE (oC)
150
25 75 125
2.5
2.0
1.5
1.0
0.5
1
0.1
10-2
10-5 10-4 10-3 10-2 0.1 1 10
ZθJC, THERMAL IMPEDANCE
t1, RECTANGULAR PULSE DURATION (s)
SINGLE PULSE
PDM
NOTES:
DUTY FACTOR: D = t1/t2
PEAK TJ = PDM x ZθJC + TC
t1
t2
0.1
0.02
0.2
0.5
0.01
0.05
10
IRFR420, IRFU420
©2001 Fairchild Semiconductor Corporation IRFR420, IRFU420 Rev. A
FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS
FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS
FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE
VOLTAGE AND DRAIN CURRENT
FIGURE 9. NORMALIZED DRAIN TO SOURCE ON
RESISTANCE vs JUNCTION TEMPERATURE
Typical Performance Curves Unless Otherwise Specified (Continued)
VDS, DRAIN TO SOURCE VOLTAGE (V)
10
ID, DRAIN CURRENT (A)
-100
1.0
-10-1
0.1 -1000
BY rDS(ON)
AREA IS LIMITED
OPERATION IN THIS
100µs
1ms
10ms
SINGLE PULSE
TJ = MAX RATED
ID, DRAIN CURRENT (A)
0 50 100 150 200
1
2
3
4
5
250
VDS, DRAIN TO SOURCE VOLTAGE (V)
PULSE DURATION = 80µs
0
VGS = 10V
VGS = 4.5V
VGS = 4.0V
VGS = 5.0V
VGS = 5.5V
VGS = 6.0V
DUTY CYCLE = 0.5% MAX
0
1
04812 20
2
3
ID, DRAIN CURRENT (A)
VDS, DRAIN TO SOURCE VOLTAGE (V)
4
16
5
VGS = 10V
PULSE DURATION = 80µs
VGS = 4.5V
VGS = 5.5V
VGS = 6.0V
VGS = 5.0V
VGS 4.0V
DUTY CYCLE = 0.5% MAX
02468
VGS, GATE TO SOURCE VOLTAGE (V)
10
1
0.1
10-2
ID, DRAIN CURRENT (A)
TJ = 150oCTJ = 25oC
10
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
VDS ≥ 50V
ID, DRAIN CURRENT (A)
rDS(ON), DRAIN TO SOURCE
10
8
6
4
2
00246810
VGS = 20V
VGS = 10V
ON RESISTANCE (S)
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
NORMALIZED DRAIN TO SOURCE
3.0
1.8
1.2
0.6
0-40 0 40
TJ, JUNCTION TEMPERATURE (oC)
120
2.4
80 160
ON RESISTANCE
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
VGS = 10V, ID = 1.3A
IRFR420, IRFU420
©2001 Fairchild Semiconductor Corporation IRFR420, IRFU420 Rev. A
FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN
VOLTAGE vs JUNCTION TEMPERATURE
FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE
FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE
FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE
Typical Performance Curves Unless Otherwise Specified (Continued)
NORMALIZED DRAIN TO SOURCE
1.25
1.05
0.95
0.85
0.75 -40 0 40
TJ, JUNCTION TEMPERATURE (oC)
120
1.15
80
ID = 250µA
160
BREAKDOWN VOLTAGE
VDS, DRAIN TO SOURCE VOLTAGE (V)
C, CAPACITANCE (nF)
750
600
450
300
150
012 5102 5
102
CISS = CGS + CGD
CRSS = CGD
COSS ≈ CDS + CGD
VGS = 0V, f = 1MHz
CISS
COSS
CRSS
4.0
3.2
2.4
1.6
0.8
00 0.8 1.6 2.4 3.2 4.0
ID, DRAIN CURRENT (A)
gfs, TRANSCONDUCTANCE (S)
TJ = 150oC
TJ = 25oC
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
0 0.3 0.6 0.9 1.2
VSD, SOURCE TO DRAIN VOLTAGE (V)
100
10
1
0.1
ISD, SOURCE TO DRAIN CURRENT (A)
TJ = 150oCTJ = 25oC
1.5
VGS = 0V
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
0 4 8 121620
ID = 2.5A
Qg(TOT), TOTAL GATE CHARGE (nC)
VGS, GATE TO SOURCE (V)
20
16
12
8
4
0
VDS = 250V
VDS = 400V
VDS = 100V
IRFR420, IRFU420
©2001 Fairchild Semiconductor Corporation IRFR420, IRFU420 Rev. A
Test Circuits and Waveforms
FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS
FIGURE 17. SWITCHING TIME TEST CIRCUIT FIGURE 18. RESISTIVE SWITCHING WAVEFORMS
FIGURE 19. GATE CHARGE TEST CIRCUIT FIGURE 20. GATE CHARGE WAVEFORMS
tP
VGS
0.01Ω
L
IAS
+
-
VDS
VDD
RG
DUT
VARY tP TO OBTAIN
REQUIRED PEAK IAS
0V
VDD
VDS
BVDSS
tP
IAS
tAV
0
VGS
RL
RG
DUT
+
-
VDD
tON
td(ON)
tr
90%
10%
VDS 90%
10%
tf
td(OFF)
tOFF
90%
50%
50%
10% PULSE WIDTH
VGS
0
0
0.3µF
12V
BATTERY 50kΩ
VDS
S
DUT
D
G
IG(REF)
0
(ISOLATED
VDS
0.2µF
CURRENT
REGULATOR
ID CURRENT
SAMPLING
IG CURRENT
SAMPLING
SUPPLY)
RESISTOR RESISTOR
SAME TYPE
AS DUT
Qg(TOT)
Qgd
Qgs
VDS
0
VGS
VDD
IG(REF)
0
IRFR420, IRFU420
TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is
not intended to be an exhaustive list of all such trademarks.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant into
the body, or (b) support or sustain life, or (c) whose
failure to perform when properly used in accordance
with instructions for use provided in the labeling, can be
reasonably expected to result in significant injury to the
user.
2. A critical component is any component of a life
support device or system whose failure to perform can
be reasonably expected to cause the failure of the life
support device or system, or to affect its safety or
effectiveness.
PRODUCT ST A TUS DEFINITIONS
Definition of Terms
Datasheet Identification Product Status Definition
Advance Information
Preliminary
No Identification Needed
Obsolete
This datasheet contains the design specifications for
product development. Specifications may change in
any manner without notice.
This datasheet contains preliminary data, and
supplementary data will be published at a later date.
Fairchild Semiconductor reserves the right to make
changes at any time without notice in order to improve
design.
This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
This datasheet contains specifications on a product
that has been discontinued by Fairchild semiconductor.
The datasheet is printed for reference information only.
Formative or
In Design
First Production
Full Production
Not In Production
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER
NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD
DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICA TION OR USE OF ANY PRODUCT
OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PA TENT
RIGHTS, NOR THE RIGHTS OF OTHERS.
PACMAN™
POP™
PowerTrench
QFET™
QS™
QT Optoelectronics™
Quiet Series™
SILENT SWITCHER
SMART ST ART™
Star* Power™
Stealth™
FAST
FASTr™
GlobalOptoisolator™
GTO™
HiSeC™
ISOPLANAR™
LittleFET™
MicroFET™
MICROWIRE™
OPTOLOGIC™
OPTOPLANAR™
Rev. H
ACEx™
Bottomless™
CoolFET™
CROSSVOLT™
DenseTrench™
DOME™
EcoSPARK™
E2CMOSTM
EnSignaTM
FACT™
F ACT Quiet Series™
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SyncFET™
TinyLogic™
UHC™
UltraFET™
VCX™