8D
7D
6D
5D
4D
3D
2D
1D
CLK
CLR
18
17
14
13
8
7
4
3
11
1
1D
C1
EN
8Q
7Q
6Q
5Q
4Q
3Q
2Q
1Q
19
16
15
12
6
5
2
9
logic symbol
This symbol is in accordance with ANSI/IEEE Std.
91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DW , J, N, and W packages.
SN54273, SN54LS273, SN74273, SN74LS273
OCTAL D-TYPE FLIP-FLOP WITH CLEAR
SDLS090 – OCTOBER 1976 – REVISED MARCH 1988
Copyright 1988, Texas Instruments Incorporated
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Contains Eight Flip-Flops With Single-Rail
Outputs
Buffered Clock and Direct Clear Inputs
Individual Data Input to Each Flip-Flop
Applications Include:
Buffer/Storage Registers
Shift Registers
Pattern Generators
description
These monolithic, positive-edge-triggered flip-
flops utilize TTL circuitry to implement D-type
flip-flop logic with a direct clear input.
Information at the D inputs meeting the setup time
requirements is transferred to the Q outputs on the
positive-going edge of the clock pulse. Clock
triggering occurs at a particular voltage level and
is not directly related to the transition time of the
positive-going pulse. When the clock input is at
either the high or low level, the D input signal has
no effect ar the output.
These flip-flops are guaranteed to respond to
clock frequencies ranging form 0 to 30 megahertz
while maximum clock frequency is typically 40
megahertz. Typical power dissipation is 39
milliwatts per flip-flop for the 273 and 10 milliwatts
for the LS273.
FUNCTION TABLE
(each flip-flop)
INPUTS OUTPUT
CLEAR CLOCK D Q
L X X L
HHH
HLL
HLXQ
0
SN54LS273 . . . FK PACKAGE
(TOP VIEW)
SN54273, SN74LS273 ...J OR W PACKAGE
SN74273 ...N PACKAGE
SN74LS273 . . . DW OR N PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
CLR
1Q
1D
2D
2Q
3Q
3D
4D
4Q
GND
VCC
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
3212019
910111213
4
5
6
7
8
18
17
16
15
14
8D
7D
7Q
6Q
6D
2D
2Q
3Q
3D
4D
1D
1Q
CLR
5D 8Q
4Q
GND
CLK CC
V
5Q
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
SN54273, SN54LS273, SN74273, SN74LS273
OCTAL D-TYPE FLIP-FLOP WITH CLEAR
SDLS090 – OCTOBER 1976 – REVISED MARCH 1988
2POST OFFICE BOX 655303 DALLAS, TEXAS 75265
schematics of inputs and outputs
VCC
EQUIVALENT OF EACH INPUT
INPUT
Req
273
Clear: Req = 3 k NOM
Clock: Req = 6 k NOM
All other inputs: Req = 8 k NOM
VCC
TYPICAL OF ALL OUTPUTS
100
NOM
OUTPUT
VCC
EQUIVALENT OF EACH INPUT
INPUT
20 k
NOM
LS273
VCC
TYPICAL OF ALL OUTPUTS
120 NOM
OUTPUT
logic diagram (positive logic)
11
CLOCK
1
CLEAR
1D
1Q
R
C1
1D 1D
C1
R
2Q
2D
1D
C1
R
3Q
3D
1D
C1
R
4Q
4D
1D
C1
R
5Q
5D
1D
C1
R
6Q
6D
1D
C1
R
7Q
7D
1D
C1
R
8Q
8D
2
34
5
7
6
8
9
13
12
14
15
17
16
18
19
Pin numbers shown are for the DW, J, N, and W packages.
SN54273, SN54LS273, SN74273, SN74LS273
OCTAL D-TYPE FLIP-FLOP WITH CLEAR
SDLS090 – OCTOBER 1976 – REVISED MARCH 1988
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1) 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage 5.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range, TA: SN54273 55°C to 125°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SN74273 0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range 65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
NOTE 1: Voltage values are with respect to network ground terminal.
recommended operating conditions
SN54273 SN74273
UNIT
MIN NOM MAX MIN NOM MAX
UNIT
Supply voltage, VCC 4.5 5 5.5 4.75 5 5.25 V
High-level output current, IOH 800 800 µA
Low-level output current, IOL 16 16 mA
Clock frequency, fclock 030 0 30 MHz
Width of clock or clear pulse, tw16.5 16.5 ns
Setu
p
time t
Data input 2020
ns
Set
u
p
time
,
t
su Clear inactive state 2525
ns
Data hold time, th55ns
Operating free-air temperature, TA–55 125 0 70 °C
The arrow indicates that the rising edge of the clock pulse is used for reference.
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER TEST CONDITIONSMIN TYPMAX UNIT
VIH High-level input voltage 2 V
VIL Low-level input voltage 0.8 V
VIK Input clamp voltage VCC = MIN, II = –12 mA –1.5 V
VOH High-level output voltage VCC = MIN,
VIL = 0.8 V, VIH = 2 V,
IOH = –800 µA2.4 3.4 V
VOL Low-level output voltage VCC = MIN,
VIL = 0.8 V, VIH = 2 V,
IOH = 16 mA 0.4 V
IIInput current at maximum input voltage VCC = MAX, VI = 5.5 V 1 mA
IIH
High level in
p
ut current
Clear
VCC = MAX
VI=24V
80
µA
I
IH
High
-
le
v
el
inp
u
t
c
u
rrent
Clock or D
V
CC =
MAX
,
V
I =
2
.
4
V
40 µ
A
IIL
Low level in
p
ut current
Clear
VCC = MAX
VI=04V
3.2
mA
I
IL
Lo
w-
le
v
el
inp
u
t
c
u
rrent
Clock or D
V
CC =
MAX
,
V
I =
0
.
4
V
1.6
mA
IOS Short-circuit output current§VCC = MAX –18 –57 mA
ICC Supply current VCC = MAX, See Note 2 62 94 mA
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
All typical values are at VCC = 5 V, TA = 25°C.
§Not more than one output should be shorted at a time.
NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5 V, is applied
to clock.
SN54273, SN54LS273, SN74273, SN74LS273
OCTAL D-TYPE FLIP-FLOP WITH CLEAR
SDLS090 – OCTOBER 1976 – REVISED MARCH 1988
4POST OFFICE BOX 655303 DALLAS, TEXAS 75265
switching characteristics, VCC = 5 V, TA = 25°C
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
fmax Maximum clock frequency
C
30 40 MHz
tPHL Propagation delay time, high-to-low-level output from clear CL = 15 pF,
RL= 400
18 27 ns
tPLH Propagation delay time, low-to-high-level output from clock
R
L =
400
,
See Note 3 17 27 ns
tPHL Propagation delay time, high-to-low-level output from clock
See
Note
3
18 27 ns
NOTE 3: Load circuits and voltage waveforms are shown in Section 1.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1) 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range, TA: SN54LS273 55°C to 125°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SN74LS273 0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range 65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
NOTE 1: Voltage values are with respect to network ground terminal.
recommended operating conditions
SN54LS273 SN74LS273
UNIT
MIN NOM MAX MIN NOM MAX
UNIT
Supply voltage, VCC 4.5 5 5.5 4.75 5 5.25 V
High-level output current, IOH 400 400 µA
Low-level output current, IOL 4 8 mA
Clock frequency, fclock 030 0 30 MHz
Width of clock or clear pulse, tw20 20 ns
Setu
p
time t
Data input 2020
ns
Set
u
p
time
,
t
su Clear inactive state 2525
ns
Data hold time, th55ns
Operating free-air temperature, TA–55 125 0 70 °C
The arrow indicates that the rising edge of the clock pulse is used for reference.
SN54273, SN54LS273, SN74273, SN74LS273
OCTAL D-TYPE FLIP-FLOP WITH CLEAR
SDLS090 – OCTOBER 1976 – REVISED MARCH 1988
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
SN54LS273 SN74LS273
UNIT
PARAMETER
TEST
CONDITIONS
MIN TYPMAX MIN TYPMAX
UNIT
VIH High-level input voltage 2 2 V
VIL Low-level input voltage 0.7 0.8 V
VIK Input clamp voltage VCC = MIN, II = –18 mA –1.5 –1.5 V
VOH High-level output voltage VCC = MIN,
VIL = VILmax, VIH = 2 V,
IOH = –400 µA2.5 3.4 2.7 3.4 V
Low level out
p
ut voltage
V
CC
= MIN, V
IH
= 2 V, IOL = 4 mA 0.25 0.4 0.25 0.4
V
OL
Lo
w-
le
v
el
o
u
tp
u
t
v
oltage
CC ,
VIL = VILmax,
IH ,
IOL = 8 mA 0.35 0.5
V
IIInput current at
maximum input voltage VCC = MAX, VI = 7 V 0.1 0.1 mA
IIH High-level input current VCC = MAX, VI = 2.7 V 20 20 µA
IIL Low-level input current VCC = MAX, VI = 0.4 V 0.4 0.4 mA
IOS Short-circuit output
current§VCC = MAX –20 100 –20 100 mA
ICC Supply current VCC = MAX, See Note 2 17 27 17 27 mA
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
All typical values are at VCC = 5 V, TA = 25°C.
§Not more than one output should be shorted at a time and duration of short circuit should not exceed one second.
NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5 V, is applied
to clock.
switching characteristics, VCC = 5 V, TA = 25°C
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
fmax Maximum clock frequency
C
30 40 MHz
tPHL Propagation delay time, high-to-low-level output from clear CL = 15 pF,
RL=2k
18 27 ns
tPLH Propagation delay time, low-to-high-level output from clock
R
L =
2
k
,
See Note 3 17 27 ns
tPHL Propagation delay time, high-to-low-level output from clock
See
Note
3
18 27 ns
NOTE 3: Load circuits and voltage waveforms are shown in Section 1.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
SN74LS273DWR SOIC DW 20 2000 330.0 24.4 10.8 13.0 2.7 12.0 24.0 Q1
SN74LS273NSR SO NS 20 2000 330.0 24.4 8.2 13.0 2.5 12.0 24.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 14-Jul-2012
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
SN74LS273DWR SOIC DW 20 2000 367.0 367.0 45.0
SN74LS273NSR SO NS 20 2000 367.0 367.0 45.0
PACKAGE MATERIALS INFORMATION
www.ti.com 14-Jul-2012
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time
of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated