

Very Low Power/Voltage CMOS SRAM 128K x 16 or 256K x 8 bit switchable

BS616LV2020

■ FEATURES

- Very low operation voltage: 2.7 ~ 3.6V
- · Very low power consumption :

Vcc = 3.0V C-grade: 30mA (Max.) operating current I -grade: 35mA (Max.) operating current 0.5uA (Typ.) CMOS standby current

- · High speed access time :
 - -70 70ns (Max.) at Vcc = 3.0V -10 100ns (Max.) at Vcc = 3.0V
- •Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- · Fully static operation
- · Data retention supply voltage as low as 1.5V
- Easy expansion with CE1, CE2 and OE options
- I/O Configuration x8/x16 selectable by CIO, LB and UB pin

■ DESCRIPTION

The BS616LV2020 is a high performance, very low power CMOS Static Random Access Memory organized as 131,072 words by 16 bits or 262,144 bytes by 8 bits selectable by CIO pin and operates from a wide range of 2.7V to 3.6V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.5uA and maximum access time of 70/100ns in 3V operation.

Easy memory expansion is provided by active HIGH chip enable2(CE2), active LOW chip enable1($\overline{CE1}$), active LOW output enable(\overline{OE}) and three-state output drivers.

The BS616LV2020 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS616LV2020 is available in DICE form and 48-pin BGA type.

■ PRODUCT FAMILY


			SPEED	POWER DIS	SIPATION			
PRODUCT FAMILY	OPERATING TEMPERATURE			STANDBY (ICCSB1, Max)	Operating (Icc, Max)	PKG TYPE		
PAMILT	TEMPERATURE	KANGE	Vcc=3.0V	Vcc=3.0V	Vcc=3.0V			
BS616LV2020DC	+0°C to +70°C	2.7\/ 2.6\/	70 / 100	8uA	30mA	DICE		
BS616LV2020AC	+0 * C 10 +70 * C	2.7 V ~ 3.0V	707 100	ouA	SUITA	BGA-48-0608		
BS616LV2020DI	-40°C to +85°C	271/-261/	70 / 100	12uA	35mA	DICE		
BS616LV2020AI	-40 °C to +65 °C	2.1 V ~ 3.0V 707 100		IZUA	SSITIA	BGA-48-0608		

■ PIN CONFIGURATION

1	2	3	4	5	6
(LB)	OE	A0	(A1)	A2	CE2
D8	(UB)	(A3)	A4	CE1	D0
D9	D10	(A5)	A6	(D1)	D2
vss	D11	NC	(A7)	D3	VCC
vcc	D12	NC	A16	D4	VSS
D14	D13	A14	A15	D5	D6
D15	CIO	A12	A13	WE	(D7)
NC	(A8)	(8A)	A10	A11	SAE
	D8 D9 VSS VCC D14 D15	D8 UB D9 D10 VSS D11 VCC D12 D14 D13 D15 C10	DE A0 D8 UB A3 D9 D10 A5 VSS D11 NC VCC D12 NC D14 D13 A14 D15 CIO A12	DB OE AO A1 A5 A6 VSS D11 NC A7 VCC D12 NC A16 D14 D13 A14 A15 D15 CIO A12 A13	DB

48 BALL CSP - TOP VIEW

■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



■ PIN DESCRIPTIONS

Name	Function
A0-A16 Address Input	These 17 address inputs select one of the 131,072 x 16-bit words in the RAM.
SAE Address Input	This address input incorporates with the above 17 address input select one of the 262,144 x 8-bit bytes in the RAM if the CIO is LOW. Don't use when CIO is HIGH.
CIO x8/x16 select input	This input selects the organization of the SRAM. 131,072 x 16-bit words configuration is selected if CIO is HIGH. 262,144 x 8-bit bytes configuration is selected if CIO is LOW.
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present on the DQ pins; when \overline{WE} is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{\text{OE}}$ is inactive.
LB and UB Data Byte Control Input	Lower byte and upper byte data input/output control pins. The chip is deselected when both \overline{LB} and \overline{UB} pins are HIGH.
D0 - D15 Data Input/Output Ports	These 16 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground



■ TRUTH TABLE

MODE	CE1	CE2	ŌĒ	WE	CIO	LB	UB	SAE	D0~7	D8~15	VCC Current
Fully Standby	Н	X L	х	х	х	x x	x x	х	High-Z	High-Z	I _{CCSB} , I _{CCSB1}
Output Disable	L	Н	н	Н	Х	х	х	Х	High-Z	High-Z	I _{cc}
						L	н		Dout	High-Z	
Read from SRAM	L	н	L	Н	н	Н	L	х	High-Z	Dout	I _{cc}
(WORD mode)						L	L		Dout	Dout	
						L	н		Din	х	
Write to SRAM	L	н	х	L	н	н	L	х	Х	Din	I _{cc}
(WORD mode)						L	L		Din	Din	
Read from SRAM (BYTE Mode)	L	н	L	н	L	х	x	A-1	Dout	High-Z	I _{cc}
Write to SRAM (BYTE Mode)	L	Н	х	L	L	х	х	A-1	Din	x	I _{cc}

■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TBIAS	Temperature Under Bias	-40 to +125	°C
Тѕтс	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation	1.0	W
Іоит	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc				
Commercial	0 ° C to +70 ° C	2.7V ~ 3.6V				
Industrial	-40°C to +85°C	2.7V ~ 3.6V				

■ CAPACITANCE ⁽¹⁾ (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

1. This parameter is guaranteed and not tested.



■ DC ELECTRICAL CHARACTERISTICS (TA = 0°C to +70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP.	1) MAX.	UNITS
VIL	Guaranteed Input Low Voltage ⁽²⁾		Vcc=3.0V	-0.5	-	0.8	V
ViH	Guaranteed Input High Voltage ⁽²⁾		Vcc=3.0V	2.0	1	Vcc+0.2	V
lıL	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vcc		ı	1	1	uA
loL	Output Leakage Current	Vcc = Max, CE1 = V _{IH} or CE2=V _{IL} or OE = 0V to Vcc	= V _{IH} , V _{I/O} =	-	-	1	uA
Vol	Output Low Voltage	Vcc = Max, Io₁ = 2mA	Vcc=3.0V	-	-	0.4	V
Vон	Output High Voltage	Vcc = Min, I _{OH} = -1mA	Vcc=3.0V	2.4	_	_	V
lcc	Operating Power Supply Current	Vcc = Max, $\overline{CE1}$ = V _{IL} , CE2=V _{IH} I _{ICQ} = 0mA, F = Fmax ⁽³⁾	Vcc=3.0V	1	ı	30	mA
Iccsb	Standby Current-TTL	Vcc = Max, $\overline{CE1}$ = V _H or CE2=V _L I _{CO} = 0mA	Vcc=3.0V	1	_	1	mA
IccsB1	Standby Current-CMOS	$\label{eq:Vcc} \begin{array}{l} \text{Vcc} = \text{Max}, \overline{\text{CE}} 1 {\geq} \text{Vcc-0.2V} \text{ or} \\ \text{CE2} {\leq} 0.2\text{V}, \text{ Other inputs} {\geq} \text{ Vcc - 0.2V} \\ \text{or } V_{\text{IN}} {\leq} 0.2\text{V} \end{array}$	Vcc=3.0V	_	0.5	8	uA

^{1.} Typical characteristics are at TA = 25°C.

^{2.} These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

^{3.} Fmax = $1/t_{RC}$.




■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V _{DR}	Vcc for Data Retention	$ \begin{array}{c c} \overline{\text{CE1}} \; \geq \; \text{Vcc - 0.2V or CE2} \; \leq \; 0.2 \text{V or} \\ V_{\text{IN}} \; \geq \; \text{Vcc - 0.2V or } V_{\text{IN}} \; \leq \; 0.2 \text{V} \\ \end{array} $	1.5			V
I _{CCDR}	Data Retention Current	$\begin{tabular}{l l l l l l l l l l l l l l l l l l l $		0.1	5	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Potentian Wayoform	0			ns
t _R	Operation Recovery Time	See Retention Waveform				ns

^{1.} Vcc = 1.5V, T_A = + 25°C

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) (CE1 Controlled)



■ LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)




^{2.} t_{RC} = Read Cycle Time



■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

■ AC TEST LOADS AND WAVEFORMS



■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
\longrightarrow	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE


\blacksquare AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C , Vcc = 3.0V)

READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		BS616LV2020-70 MIN. TYP. MAX.			BS6	UNIT	
t _{AVAX}	t _{RC}	Read Cycle Time		70			100	 	ns
t _{AVQV}	t _{AA}	Address Access Time				70		 100	ns
t _{E1LQV}	t _{ACS1}	Chip Select Access Time	(CE1)			70		 100	ns
t _{E2LQV}	t _{ACS2}	Chip Select Access Time	(CE2)			70		 100	ns
t _{BA}	t _{BA}	Data Byte Control Access Time	(LB,UB)			50		 60	ns
t _{GLQV}	t _{oe}	Output Enable to Output Valid				50		 60	ns
t _{ELQX}	t _{cLZ}	Chip Select to Output Low Z	(CE1,CE2)	10			15	 	ns
t _{BE}	t _{BE}	Data Byte Control to Output Low Z	(LB,UB)	10			15	 	ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z		10			15	 	ns
t _{EHQZ}	t _{cHZ}	Chip Deselect to Output in High Z	(CE1,CE2)	0		40	0	 45	ns
t _{BDO}	t _{BDO}	Data Byte Control to Output High Z	(LB, UB)	0		40	0	 45	ns
t _{GHQZ}	t _{oHZ}	Output Disable to Output in High Z		0		35	0	 40	ns
t _{AXOX}	t _{oн}	Output Disable to Address Change		10			15	 	ns



■ SWITCHING WAVEFORMS (READ CYCLE)



NOTES

- 1. WE is high in read Cycle.
- 2. Device is continuously selected when $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$.
- 3. Address valid prior to or coincident with CE1 transition low and CE2 transition high.
- 4. OE = V_{IL} .
- 5. Transition is measured \pm 500mV from steady state with CL = 30pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C, Vcc = 3.0V)

WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		16LV202 TYP.	20-70 MAX.	BS6 MIN.	16LV20 TYP.	20-10 MAX.	UNIT
t _{avax}	t _{wc}	Write Cycle Time	70			100			ns
t _{e1LWH}	t _{cw}	Chip Select to End of Write	70		-	100		-	ns
t _{avwl}	t _{as}	Address Setup Time	0		-	0		-	ns
t _{avwh}	t _{AW}	Address Valid to End of Write	70			100			ns
t _{wLWH}	t _{wP}	Write Pulse Width	50		-	70		-	ns
t _{whax}	t _{wR}	Write recovery Time (CE2, CE1, WE)	0		-	0		-	ns
t _{вw}	t _{вw}	Date Byte Control to End of Write (LB,UB)	60		-	80		-	ns
t _{wLQZ}	t _{wHZ}	Write to Output in High Z	0		30	0	-	40	ns
t _{DVWH}	$\mathbf{t}_{_{\mathrm{DW}}}$	Data to Write Time Overlap	30		-	40		-	ns
t _{whdx}	t _{DH}	Data Hold from Write Time	0		-	0		-	ns
t _{GHQZ}	t _{oHZ}	Output Disable to Output in High Z	0		30	0		40	ns
t _{whox}	t _{ow}	End of Write to Output Active	5		-	10		-	ns


■ SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE1 (1)





WRITE CYCLE2 (1,6)




NOTES:


- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE2, CE1 and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. Two is measured from the earlier of CE2 going low, or CE1 or WE going high at the end of write cycle.
- During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE2 high transition or CE1 low transition or LB, UB low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
- 7. DOUT is the same phase of write data of this write cycle.
- 8. DOUT is the read data of next address.
- 9. If CE2 is high or CE1 is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ± 500mV from steady state with CL = 30pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Tow is measured from the later of CE2 going high or CE1 going low to the end of write.




■ ORDERING INFORMATION



■ PACKAGE DIMENSIONS





48 mini-BGA (6 x 8mm)

NOTES:

- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
 - 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
 - 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

BALL PITCH e = 0.75								
D	E	N	D1	E1				
8.0	6.0	48	5.25	3.75				

