H
FRQQHFW
Z
97&;
$SROOR3UR$
0+]
6LQJOH&KLS6ORW6RFNHW1RUWK%ULGJH
IRU'HVNWRSDQG0RELOH3&6\VWHPV
ZLWK$*3[DQG3&,
SOXV$GYDQFHG(&&0HPRU\&RQWUROOHU
VXSSRUWLQJ3&3&6'5$0
9LUWXDO&KDQQHO0HPRU\9&0(6'5$0
5HYLVLRQ
6HSWHPEHU
9,$7(&+12/2*,(6,1&
&RS\ULJKW1RWLFH
&RS\ULJKW
9,$ 7HFKQRORJLHV ,QFRUSRUDWHG 3ULQWHG LQ WKH 8QLWHG 6WDWHV $
//
5
,*+76
5
(6(59('
1R SDUW RI WKLV GRFXPHQW PD\ EH UHSURGXFHG WUDQVPLWWHG WUDQVFULEHG VWRUHG LQ D UHWULHYDO V\VWHP RU WUDQVODWHG LQWR
DQ\ ODQJXDJH LQ DQ\ IRUP RU E\ DQ\ PHDQV HOHFWURQLF PHFKDQLFDO PDJQHWLF RSWLFDO FKHPLFDO PDQXDO RU RWKHUZLVH
ZLWKRXW WKH SULRU ZULWWHQ SHUPLVVLRQ RI 9,$ 7HFKQRORJLHV ,QFRUSRUDWHG
97& 97&% 97& 97& 97& 97&% 97& 97& 97
97& 97& 97&$ 97& 97&$ 97& 97& 97& 97&$
97& 97&$ 97&; 97 0RELOH 6RXWK 6XSHU 6RXWK $SROOR 93 $SROOR 93; $SROOR 93 $SROOR
93 $SROOR 093 $SROOR 093 $SROOR 3 $SROOR 3UR $SROOR 3UR3OXV $SROOR 3UR $SROOR 3UR$ DQG $SROOR
3UR0HGLD PD\ RQO\ EH XVHG WR LGHQWLI\ SURGXFWV RI 9,$ 7HFKQRORJLHV
36
70
LV D UHJLVWHUHG WUDGHPDUN RI ,QWHUQDWLRQDO %XVLQHVV 0DFKLQHV &RUS
3HQWLXP
70
3&
70
3&
70
DQG 00;
70
DUH UHJLVWHUHG WUDGHPDUNV RI ,QWHO &RUS
&\UL[
;
70
LV D UHJLVWHUHG WUDGHPDUN RI &\UL[ &RUS
$0'
.
70
$0'
.
70
$0'.
70
DQG $0'.
70
DUH UHJLVWHUHG WUDGHPDUNV RI $GYDQFHG 0LFUR 'HYLFHV &RUS
:LQGRZV
70
DQG 3OXJ DQG 3OD\
70
DUH UHJLVWHUHG WUDGHPDUNV RI 0LFURVRIW &RUS
3&,
70
LV D UHJLVWHUHG WUDGHPDUN RI WKH 3&, 6SHFLDO ,QWHUHVW *URXS
9(6$ LV D WUDGHPDUN RI WKH 9LGHR (OHFWURQLFV 6WDQGDUGV $VVRFLDWLRQ
$OO WUDGHPDUNV DUH WKH SURSHUWLHV RI WKHLU UHVSHFWLYH RZQHUV
'LVFODLPHU1RWLFH
1R OLFHQVH LV JUDQWHG LPSOLHG RU RWKHUZLVH XQGHU DQ\ SDWHQW RU SDWHQW ULJKWV RI 9,$ 7HFKQRORJLHV 9,$ 7HFKQRORJLHV
PDNHV QR ZDUUDQWLHV LPSOLHG RU RWKHUZLVH LQ UHJDUG WR WKLV GRFXPHQW DQG WR WKH SURGXFWV GHVFULEHG LQ WKLV GRFXPHQW
7KH LQIRUPDWLRQ SURYLGHG E\ WKLV GRFXPHQW LV EHOLHYHG WR EH DFFXUDWH DQG UHOLDEOH WR WKH SXEOLFDWLRQ GDWH RI WKLV
GRFXPHQW +RZHYHU 9,$ 7HFKQRORJLHV DVVXPHV QR UHVSRQVLELOLW\ IRU DQ\ HUURUV LQ WKLV GRFXPHQW )XUWKHUPRUH 9,$
7HFKQRORJLHV DVVXPHV QR UHVSRQVLELOLW\ IRU WKH XVH RU PLVXVH RI WKH LQIRUPDWLRQ LQ WKLV GRFXPHQW DQG IRU DQ\ SDWHQW
LQIULQJHPHQWV WKDW PD\ DULVH IURP WKH XVH RI WKLV GRFXPHQW 7KH LQIRUPDWLRQ DQG SURGXFW VSHFLILFDWLRQV ZLWKLQ WKLV
GRFXPHQW DUH VXEMHFW WR FKDQJH DW DQ\ WLPH ZLWKRXW QRWLFH DQG ZLWKRXW REOLJDWLRQ WR QRWLI\ DQ\ SHUVRQ RI VXFK FKDQJH
2IILFHV
86$ 2IILFH 7DLSHL 2IILFH
0LVVLRQ &RXUW
WK
)ORRU 1R
)UHPRQW &$ &KXQJ&KHQJ 5RDG +VLQ7LHQ
86$ 7DLSHL 7DLZDQ 52&
7HO 7HO
)D[ )D[
2QOLQH6HUYLFHV
+RPH 3DJH
http://www.via.com.tw
7DLZDQ ¤RU
http://www.viatech.com
86$
)73 6HUYHU
ftp.via.com.tw
7DLZDQ
%%6
VT82C694X
Revision 1.0 September 8, 1999 -1- Features
7HFKQRORJLHV ,QF
:
H&
:
H&R
RQ
QQ
QHFW
HFW
VIA VT82C694X
APOLLO PRO133A
66 / 100 /133 MHz
Single-Chip Slot-1 / Socket-370 Nor th Bridge
for Desktop and Mobile PC Systems
with AGP 4x and PCI
plus Advanced ECC Memory Controller
supporting PC100 / PC133 SDRAM,
Virtual Channel Memory (VCM), and ESDRAM
•AGP / PCI / ISA Mobile and Deep Green PC Ready
−GTL+ compliant host bus supports write-combine cycles
−Supports separately powered 3.3V (5V tolerant) interface to system memory, AGP , and PCI bus
−Modular power management and clock control for mobile system applications
−Combine with VIA VT82C596B south bridge chip for state-of-the-art system power management
•High Integration
−Single chip implementation for 64-bit Slot-1/Socket-370 CPU, 64-bit system memory, 32-bit PCI and 32-bit AGP
interfaces
−Apollo Pro133A Chipset: VT82C694X system controller and VT82C596B PCI to ISA bridge
−Chipset includes UltraDMA-33/66 EIDE, USB, and Keyboard / PS2-Mouse Interfaces plus RTC / CMOS on chip
•High Performance CPU Interface
−Supports Slot-1 and Socket-370 (Intel Pentium IITM and CeleronTM) processors
−66 / 100 /133 MHz CPU Front Side Bus (FSB)
−Built-in PLL (Phase Lock Loop) circuitry for optimal skew control within and between clocking regions
−Five outstanding transactions (four In-Order Queue (IOQ) plus one input latch)
−Supports WC (Write Co mbining) cycles
−Dynamic deferred transaction support
−Sleep mode support
−System man agement in terr upt, memory remap and STPCLK mec hanism
VT82C694X
Revision 1.0 September 8, 1999 -2- Features
7HFKQRORJLHV ,QF
:
H&
:
H&R
RQ
QQ
QHFW
HFW
•Full Featured Accelerated Graphics Port (AGP) Controller
−Synchronous and pseudo-synchronous with the host CPU bus with optimal skew control
PCI AGP CPU Mode
33 MHz 66 MHz 133 MHz 4x synchronous
33 MHz 66 MHz 100 MHz 3x synchronous
33 MHz 66 MHz 66 MHz 2x synchronous
−AGP v2.0 compliant
−Supports SideBand Addressing (SBA) mode (non-multiplexed address / data)
−Supports 266 MHz 4x mode for AD and SBA signaling
−Pipelined split-transaction long-burst transfers up to 1GB/sec
−Eight level read request queue
−Four level posted-write request queue
−Thirty-two level (quadwords) read data FIFO (256 bytes)
−Sixteen level (quadwords) write data FIFO (128 bytes)
−Intelligent request reordering for maximum AGP bus utilization
−Supports Flush/Fence commands
−Graphics Address Relocation Table (GART)
−One level TLB structure
−Sixteen entry fully associative page table
−LRU replacement scheme
−Independent GART lookup control fo r host / AGP / PCI master accesses
−Windows 95 OSR-2 VXD and integrated Windows 98 / NT5 miniport driver support
•Concurrent PCI Bus Controller
−PCI buses are synchronous / pseudo-synchronous to host CPU bus
−33 MHz operation on the primary PCI bus
−66 MHz PCI operation on the AGP bus
−PCI-to-PCI bridge co nfiguration on the 66MHz PCI bus
−Supports up to five PCI masters
−Peer concurrency
−Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time
−Zero wait state PCI master and slave burst transfer rate
−PCI to system memory data streaming up to 132Mbyte/sec
−PCI master snoop ahead and snoop filtering
−Two lines of CPU to PCI posted write buffers
−Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities
−Enhanced PCI command optimization (MRL, MRM, MWI, etc.)
−Forty-eight levels (double-words) of post write buffers from PCI masters to DRAM
−Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters
−Delay transaction from PCI master accessing DRAM
−Read caching for P CI master reading DRAM
−Transaction timer for fair arbitration between PCI masters (granularity o f two PCI clocks)
−Symmetric arbitration between Host/PCI bus for optimized system performance
−Complete steerable PCI interrupts
−PCI-2.1 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs
VT82C694X
Revision 1.0 September 8, 1999 -3- Features
7HFKQRORJLHV ,QF
:
H&
:
H&R
RQ
QQ
QHFW
HFW
•Advanced High-Performance DRAM Controller
−DRAM interface synchronous with host CPU (66/100/133 MHz) or AGP (66MHz) for most flexible configuration
−DRAM interface may be faster than CPU by 33 MHz to allow use of PC100 memory modules with 66MHz Celeron
or use of PC133 with 100MHz Pentium II or Pentium III
−DRAM interface may be slower than CPU by 33 MHz to allow use of older memory modules with newer CPUs (e.g.,
PC66 memory modules with 100 MHz Pentium II or Pentium III)
−Concurrent CPU, AGP, and PCI access
−Supports FP, EDO, SDRAM, ESDRAM, and VCM SDRAM memory types
−Different DRAM typ e s may be used in mixed combinations
−Different DRAM timing for each bank
−Dynamic Clock Enable (CKE) control for SDRAM power reduction in high speed systems
−Mixed 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs
−Pinouts support 8 banks up to 2 GB DRAMs (256Mb DRAM technology) at 100 MHz
(PC133 specifications, however, recommend a limit of 3 DIMMs or 6 banks at 133 MHz for 1.5 GB max memory)
−Flexible row and column addresses
−64-bit data width only
−3.3V DRAM interface with 5V-tolerant inputs
−Programmable I/O drive capability for MA, command, and MD signals
−Dual copies of MA signals for improved drive
−Optional bank-by-bank ECC (single-bit error correctio n and multi-bit error detection)
or EC (error checking only) for DRAM integrity
−Two-bank interleaving for 16Mbit SDRAM support
−Two-bank and four bank interleaving for 64Mbit SDRAM support
−Supports maximum 8-bank interleave (i.e., 8 pages open simultaneously); banks are allocated based on LRU
−Independent SDRAM control for each bank
−Seamless DRAM command scheduling for maximum DRAM bus utilization
(e.g., precharge other banks while accessing the current bank)
−Four cache lines (16 quadwords) of CPU to DRAM write buffers
−Four cache lines of CPU to DRAM read prefetch buffers
−Read around write capability for non-stalled CPU read
−Speculative DRAM read before snoop result
−Burst read and write operation
−x-2-2-2-2-2-2-2 back-to-back accesses for EDO DRAM from CPU or from DRAM controller
−x-1-1-1-1-1-1-1 back-to-back accesses for SDRAM
−BIOS shadow at 16KB increment
−Decoupled and burst DRAM refresh with staggered RAS timing
−CAS befor e RAS or self r efresh
•Advanced System Power Management Support
−Dynamic power down of SDRAM (CKE)
−Independent clock stop controls for CPU / SDRAM, AGP, and PCI bus
−PCI and AGP bus c l ock run and clock generator control
−VTT suspend power plane preserves memory data
−Suspend-to-DRAM and Self-Refresh operation
−EDO self-refresh and SDRAM self-refresh power down
−8 bytes of BIOS scratch registers
−Low-leakage I/O pads
•Built-in NAND-tree pin scan test capability
•3.3V, 0.35um, high speed / low power CMOS process
•35 x 35 mm, 510 pin BGA Package
VT82C694X
Revision 1.0 September 8, 1999 -4- Overview
7HFKQRORJLHV ,QF
:
H&
:
H&R
RQ
QQ
QHFW
HFW
OVERVIEW
The Apollo Pro133A (VT82C694X) is a high performance, cost-effective and energy efficient chip set for the implementation of
AGP / PCI / ISA desktop personal computer systems from 66 MHz, 100 MHz and 133 MHz based on 64-bit Socket-370 and Slot-
1 (Intel Pentium-II and Celeron) super-scalar processors.
PCKRUN# PCLK
MCLK
HCLK
Slot-1 or Socket-370
Host CPU
CKE#
Memory Bus
SMBus
ISA
VT82C694X
Pro133A
North Bridge
510 BGA
SDRAM
EDO,
or FPG
3D
Graphics
Controller
AGP Bus
PCISTP#
Power Plane & Peripheral Control
BIOS ROM
GCKRUN#
PCI Bus
AT A 33/66
USB GPIO and ACPI Events
VT82C596B
Mo bile South
324 BGA
Ke
y
board / Mouse
CPUSTP# Clock
Generator
HCLK
GCLK
PCLK
SMI# / STPCLK# / SLP#
SUSCLK,
SUSST1#
SMIACT#
Clock
Buffer
Figure 1. Apollo Pro133A System Block Diagram Using the VT82C596B Mobile South Bridge
The Apollo Pro133A chip set consists of the VT82C694X system controller (510 pin BGA) and the VT82C596B PCI to ISA
bridge (324 pin BGA). The system controller provides superior performance between the CPU, DRAM, AGP bus, and PCI bus
with pipelined, burst, and concurrent operation.
The VT82C694X supports eight banks of DRAMs up to 1.5GB. The DRAM controller supports standard Fast Page Mode (FPM)
DRAM, EDO-DRAM, Synchronous DRAM (SDRAM) and Virtual Channel SDRAM (VC SDRAM), in a flexible mix / match
manner. The Synchronous DRAM interface allows zero wait state bursting between the DRAM and the data buffers at 66/100/133
MHz. The eight banks of DRAM can be composed of an arbitrary mixture of 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs. The
DRAM controller also supports optional ECC (single-bit error correction and multi-bit detection) or EC (error checking) capability
separately selectable on a bank-by-bank basis. The DRAM controller can run at either the host CP U bus frequency (66 /100 /133
MHz) or at the AGP bus frequency (66 MHz) with built-in PLL timing control.
The VT82C694X system controller also supports full AGP v2.0 capability for maximum bus utilization including 2x and 4x mode
transfers, SBA (SideBand Addressing), Flush/Fence commands, and pipelined grants. An eight level request queue plus a four
level post-write request queue with thirty-two and sixteen quadwords of read and write data FIFO's respectively are included for
deep pipelined and split AGP transactions. A single-level GART TLB with 16 full associative entries and flexible CPU / AGP /
PCI remapping control is also provided for operation under protected mode operating environments. B oth Windows-95 VXD and
Windows-98 / NT5 miniport drivers are supported for interoperability with major AGP-based 3D and DVD-capable multimedia
accelerators.
The VT82C694X supports two 32-bit 3.3 / 5V system buses (one AGP and one PCI) that are synchronous / pseudo-synchronous to
the CPU bus. The chip also contains a built-in bus-to-bus bridge to allow simultaneous concurrent operations on each bus. Five
levels (doublewords) of post write buffers are included to allow for concurrent CPU and PCI operation. For PCI master operation,
forty-eight levels (doublewords) of post write buffers and sixteen levels (doublewords) of prefetch buffers are included for
concurrent PCI bus and DRAM/cache accesses. The chip also supports enhanced P CI bus commands such as Memory-Read-Line,
Memory-Read-Multiple and Memory-Write-Invalid commands to minimize snoop overhead. In addition, advanced features are
supported such as snoop ahead, snoop filtering, L1 write-back forward to PCI master, and L1 write-back merged with PCI post
VT82C694X
Revision 1.0 September 8, 1999 -5- Overview
7HFKQRORJLHV ,QF
:
H&
:
H&R
RQ
QQ
QHFW
HFW
write buffers to minimize P CI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also
implemented for further improvement of overall system performance.
The 324-pin Ball Grid Array VT82C596B PCI to ISA bridge supports four levels (doublewords) of line buffers, type F DMA
transfers and delay transaction to allow efficient PCI bus utilization and (PCI-2.1 compliant). The VT82C596B also includes an
integrated keyboard controller with PS2 mouse support, integrated DS12885 style real time clock with extended 256 byte CMOS
RAM, integrated master mode enhanced IDE controller with full scatter / gather capability and extension to UltraDMA-33/66 for
33/66 MB/sec transfer rate, integrated USB interface with root hub and two function ports with built-in physical layer transceivers,
Distributed DMA support, and OnNow / ACPI compliant advanced configuration and power management interface.
For sophisticated power management, the Apollo Pro133A provides independent clock stop control for the CPU / SDRAM, PCI,
and AGP buses and Dynamic CKE control fo r powering down of the SDRAM. A separate suspend-well plane is implemented for
the SDRAM control signals for Suspend-to-DRAM operation. Coupled with the VT82C596B south bridge chip, a complete power
conscious PC main board can be implemented with no external TTLs.
The Apollo Pro133A chipset is ideal for high performance, high quality, high energy efficient and high integration desktop and
notebook AGP / PCI / ISA computer systems.
