TL/F/5662
CD4051BM/CD4051BC, CD4052BM/CD4052BC, CD4053BM/CD4053BC
Analog Multiplexer/Demultiplexers
October 1989
CD4051BM/CD4051BC Single 8-Channel Analog
Multiplexer/Demultiplexer
CD4052BM/CD4052BC Dual 4-Channel Analog
Multiplexer/Demultiplexer
CD4053BM/CD4053BC Triple 2-Channel Analog
Multiplexer/Demultiplexer
General Description
These analog multiplexers/demultiplexers are digitally con-
trolled analog switches having low ‘‘ON’’ impedance and
very low ‘‘OFF’’ leakage currents. Control of analog signals
up to 15Vp-p can be achieved by digital signal amplitudes of
315V. For example, if VDDe5V, VSSe0V and VEEeb5V,
analog signals from b5V to a5V can be controlled by digi-
tal inputs of 05V. The multiplexer circuits dissipate ex-
tremely low quiescent power over the full VDDbVSS and
VDDbVEE supply voltage ranges, independent of the logic
state of the control signals. When a logical ‘‘1’’ is present at
the inhibit input terminal all channels are ‘‘OFF’’.
CD4051BM/CD4051BC is a single 8-channel multiplexer
having three binary control inputs. A, B, and C, and an inhibit
input. The three binary signals select 1 of 8 channels to be
turned ‘‘ON’’ and connect the input to the output.
CD4052BM/CD4052BC is a differential 4-channel multiplex-
er having two binary control inputs, A and B, and an inhibit
input. The two binary input signals select 1 or 4 pairs of
channels to be turned on and connect the differential ana-
log inputs to the differential outputs.
CD4053BM/CD4053BC is a triple 2-channel multiplexer
having three separate digital control inputs, A, B, and C, and
an inhibit input. Each control input selects one of a pair of
channels which are connected in a single-pole double-throw
configuration.
Features
YWide range of digital and analog signal levels: digital
315V, analog to 15Vp-p
YLow ‘‘ON’’ resistance: 80X(typ.) over entire 15Vp-p sig-
nal-input range for VDDbVEEe15V
YHigh ‘‘OFF’’ resistance: channel leakage of g10 pA
(typ.) at VDDbVEEe10V
YLogic level conversion for digital addressing signals of
315V (VDDbVSSe3 15V) to switch analog signals to
15 Vp-p (VDDbVEEe15V)
YMatched switch characteristics: DRONe5X(typ.) for
VDDbVEEe15V
YVery low quiescent power dissipation under all digital-
control input and supply conditions: 1 mW (typ.) at
VDDbVSSeVDDbVEEe10V
YBinary address decoding on chip
Connection Diagrams
Dual-In-Line Packages
CD4051BM/CD4051BC CD4052BM/CD4052BC CD4053BM/CD4053BC
TL/F/5662 1
Order Number CD4051B, CD4052B, or CD4053B
C1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
Absolute Maximum Ratings
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
DC Supply Voltage (VDD)b0.5 VDC to a18 VDC
Input Voltage (VIN)b0.5 VDC to VDDa0.5 VDC
Storage Temperature Range (TS)b65§Ctoa
150§C
Power Dissipation (PD)
Dual-In-Line 700 mW
Small Outline 500 mW
Lead Temp. (TL) (soldering, 10 sec.) 260§C
Recommended Operating
Conditions
DC Supply Voltage (VDD)a5V
DC to a15 VDC
Input Voltage (VIN) 0VtoV
DD VDC
Operating Temperature Range (TA)
4051BM/4052BM/4053BM b55§Ctoa
125§C
4051BC/4052BC/4053BC b40§Ctoa
85§C
DC Electrical Characteristics (Note 2)
Symbol Parameter Conditions b55§Ca25§a125§CUnits
Min Max Min Typ Max Min Max
IDD Quiescent Device Current VDDe5V 5 5 150 mA
VDDe10V 10 10 300 mA
VDDe15V 20 20 600 mA
Signal Inputs (VIS) and Outputs (VOS)
RON ‘‘ON’’ Resistance (Peak RLe10 kXVDDe2.5V,
for VEEsVISsVDD) (any channel VEEeb2.5V 800 270 1050 1300 X
selected) or VDDe5V,
VEEe0V
VDDe5V
VEEeb5V 310 120 400 550 X
or VDDe10V,
VEEe0V
VDDe7.5V,
VEEeb7.5V 200 80 240 320 X
or VDDe15V,
VEEe0V
DRON D‘‘ON’’ Resistance RLe10 kXVDDe2.5V,
Between Any Two (any channel VEEeb2.5V 10 X
Channels selected) or VDDe5V,
VEEe0V
VDDe5V,
VEEeb5V 10 X
or VDDe10V,
VEEe0V
VDDe7.5V,
VEEeb7.5V 5X
or VDDe15V,
VEEe0V
‘‘OFF’’ Channel Leakage VDDe7.5V, VEEeb7.5V
Current, any channel O/Ieg7.5V, I/Oe0V g50 g0.01 g50 g500 nA
‘‘OFF’’
‘‘OFF’’ Channel Leakage Inhibite7.5V CD4051 g200 g0.08 g200 g2000 nA
Current, all channels VDDe7.5V,
‘‘OFF’’ (Common VEEeb7.5V, CD4052 g200 g0.04 g200 g2000 nA
OUT/IN) O/Ie0V,
I/Oeg7.5V CD4053 g200 g0.02 g200 g2000 nA
Control Inputs A, B, C and Inhibit
VIL Low Level Input Voltage VEEeVSS RLe1kXto VSS
IISk2mA on all OFF channels
VISeVDD thru 1 kX
VDDe5V 1.5 1.5 1.5 V
VDDe10V 3.0 3.0 3.0 V
VDDe15V 4.0 4.0 4.0 V
VIH High Level Input Voltage VDDe5 3.5 3.5 3.5 V
VDDe10 7 7 7 V
VDDe15 11 11 11 V
Note 1: ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed. Except for ‘‘Operating Temperature Range’’
they are not meant to imply that the devices should be operated at these limits. The table of ‘‘Electrical Characteristics’’ provides conditions for actual device
operation.
Note 2: All voltages measured with respect to VSS unless otherwise specified.
2
DC Electrical Characteristics (Note 2) (Continued)
Symbol Parameter Conditions b40§Ca25§Ca85§CUnits
Min Max Min Typ Max Min Max
IIN Input Current VDDe15V, VEEe0V b0.1 b10b5b0.1 b1.0 mA
VINe0V
VDDe15V, VEEe0V 0.1 10b50.1 1.0 mA
VINe15V
IDD Quiescent Device Current VDDe5V 20 20 150 mA
VDDe10V 40 40 300 mA
VDDe15V 80 80 600 mA
Signal Inputs (VIS) and Outputs (VOS)
RON ‘‘ON’’ Resistance (Peak RLe10 kXVDDe2.5V,
for VEEsVISsVDD) (any channel VEEeb2.5V 850 270 1050 1200 X
selected) or VDDe5V,
VEEe0V
VDDe5V,
VEEeb5V 330 120 400 520 X
or VDDe10V,
VEEe0V
VDDe7.5V,
VEEeb7.5V 210 80 240 300 X
or VDDe15V,
VEEe0V
DRON D‘‘ON’’ Resistance RLe10 kXVDDe2.5V,
Between Any Two (any channel VEEeb2.5V 10 X
Channels selected) or VDDe5V,
VEEe0V
VDDe5V
VEEeb5V 10 X
or VDDe10V,
VEEe0V
VDDe7.5V,
VEEeb7.5V 5X
or VDDe15V,
VEEe0V
‘‘OFF’’ Channel Leakage VDDe7.5V, VEEeb7.5V
Current, any channel ‘‘OFF’’ O/Ieg7.5V, I/Oe0V g50 g0.01 g50 g500 nA
‘‘OFF’’ Channel Leakage Inhibite7.5V CD4051 g200 g0.08 g200 g2000 nA
Current, all channels VDDe7.5V,
‘‘OFF’’ (Common VEEeb7.5V, CD4052 g200 g0.04 g200 g2000 nA
OUT/IN) O/Ie0V
I/Oeg7.5V CD4053 g200 g0.02 g200 g2000 nA
Control Inputs A, B, C and Inhibit
VIL Low Level Input Voltage VEEeVSS RLe1kXto VSS
IISk2mA on all OFF Channels
VISeVDD thru 1 kX
VDDe5V 1.5 1.5 1.5 V
VDDe10V 3.0 3.0 3.0 V
VDDe15V 4.0 4.0 4.0 V
VIH High Level Input Voltage VDDe5 3.5 3.5 3.5 V
VDDe10 7 7 7 V
VDDe15 11 11 11 V
IIN Input Current VDDe15V, VEEe0V b0.1 b10b5b0.1 b1.0 mA
VINe0V
VDDe15V, VEEe0V 0.1 10b50.1 1.0 mA
VINe15V
Note 1: ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed. Except for ‘‘Operating Temperature Range’’
they are not meant to imply that the devices should be operated at these limits. The table of ‘‘Electrical Characteristics’’ provides conditions for actual device
operation.
Note 2: All voltages measured with respect to VSS unless otherwise specified.
3
AC Electrical Characteristics*TAe25§C, tretfe20 ns, unless otherwise specified.
Symbol Parameter Conditions VDD Min Typ Max Units
tPZH, Propagation Delay Time from VEEeVSSe0V 5V 600 1200 ns
tPZL Inhibit to Signal Output RLe1kX10V 225 450 ns
(channel turning on) CLe50 pF 15V 160 320 ns
tPHZ, Propagation Delay Time from VEEeVSSe0V 5V 210 420 ns
tPLZ Inhibit to Signal Output RLe1kX10V 100 200 ns
(channel turning off) CLe50 pF 15V 75 150 ns
CIN Input Capacitance
Control input 5 7.5 pF
Signal Input (IN/OUT) 10 15 pF
COUT Output Capacitance
(common OUT/IN)
CD4051 10V 30 pF
CD4052 VEEeVSSe0V 10V 15 pF
CD4053 10V 8 pF
CIOS Feedthrough Capacitance 0.2 pF
CPD Power Dissipation Capacitance
CD4051 110 pF
CD4052 140 pF
CD4053 70 pF
Signal Inputs (VIS) and Outputs (VOS)
Sine Wave Response RLe10 kX
(Distortion) fISe1 kHz 10V 0.04 %
VISe5V
p-p
VEEeVSIe0V
Frequency Response, Channel RLe1kX,V
EEe0V, VISe5Vp-p,10V 40 MHz
‘‘ON’’ (Sine Wave Input) 20 log10 VOS/VISeb3dB
Feedthrough, Channel ‘‘OFF’’ RLe1kX,V
EEeVSSe0V, VISe5Vp-p,10V 10 MHz
20 log10 VOS/VISeb40 dB
Crosstalk Between Any Two RLe1kX,V
EEeVSSe0V, VIS(A)e5Vp-p 10V 3 MHz
Channels (frequency at 40 dB) 20 log10 VOS(B)/VIS(A)eb40 dB (Note 3)
tPHL Propagation Delay Signal VEEeVSSe0V 5V 25 55 ns
tPLH Input to Signal Output CLe50 pF 10V 15 35 ns
15V 10 25 ns
Control Inputs, A, B, C and Inhibit
Control Input to Signal VEEeVSSe0V, RLe10 kXat both ends
Crosstalk of channel. 10V 65 mV (peak)
Input Square Wave Amplitudee10V
tPHL, Propagation Delay Time from VEEeVSSe0V 5V 500 1000 ns
tPLH Address to Signal Output CLe50 pF 10V 180 360 ns
(channels ‘‘ON’’ or ‘‘OFF’’) 15V 120 240 ns
*AC Parameters are guaranteed by DC correlated testing.
Note 3: A, B are two arbitrary channels with A turned ‘‘ON’’ and B ‘‘OFF’’.
4
Block Diagrams
CD4051BM/CD4051BC
CD4052BM/CD4052BC
TL/F/5662 2
5
Block Diagrams (Continued)
CD4053BM/CD4053BC
TL/F/5662 3
Truth Table
INPUT STATES ‘‘ON’’ CHANNELS
INHIBIT C B A CD4051B CD4052B CD4053B
0 0 0 0 0 0X, 0Y cx, bx, ax
0 0 0 1 1 1X, 1Y cx, bx, ay
0 0 1 0 2 2X, 2Y cx, by, ax
0 0 1 1 3 3X, 3Y cx, by, ay
0 1 0 0 4 cy, bx, ax
0 1 0 1 5 cy, bx, ay
0 1 1 0 6 cy, by, ax
0 1 1 1 7 cy, by, ay
1*** NONE NONE NONE
*Don’t Care condition.
6
Switching Time Waveforms
TL/F/5662 4
7
Special Considerations
In certain applications the external load-resistor current may
include both VDD and signal-line components. To avoid
drawing VDD current when switch current flows into IN/OUT
pin, the voltage drop across the bidirectional switch must
not exceed 0.6V at TAs25§C, or 0.4V at TAl25§C (calcu-
lated from RON values shown). No VDD current will flow
through RLif the switch current flows into OUT/IN pin.
Typical Performance Characteristics
‘‘ON’’ Resistance vs Signal
Voltage for TAe25§C
‘‘ON’’ Resistance as a
Function of Temperature for
VDDbVEEe10V
‘‘ON’’ Resistance as a
Function of Temperature for
VDDbVEEe15V
‘‘ON’’ Resistance as a
Function of Temperature for
VDDbVEEe5V
TL/F/5662 5
8
Physical Dimensions inches (millimeters)
Cavity Dual-In-Line Package (J)
Order Number CD4051BMJ, CD4051BCJ, CD4052BMJ,
CD4052BCJ, CD4053BMJ or CD4053BCJ
NS Package Number J16A
Small Outline Package (M)
Order Number CD4051BCM,
CD4052BCM or CD4053BCM
NS Package Number M16A
9
CD4051BM/CD4051BC, CD4052BM/CD4052BC, CD4053BM/CD4053BC
Analog Multiplexer/Demultiplexers
Physical Dimensions inches (millimeters) (Continued)
Molded Dual-In-Line Package (N)
Order CD4051BM, CD4051BC,
CD4052BM, CD4052BC, CD4053BM, CD4053BC
NS Package Number N16E
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.
National Semiconductor National Semiconductor National Semiconductor National Semiconductor
Corporation Europe Hong Kong Ltd. Japan Ltd.
1111 West Bardin Road Fax: (
a
49) 0-180-530 85 86 13th Floor, Straight Block, Tel: 81-043-299-2309
Arlington, TX 76017 Email: cnjwge
@
tevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408
Tel: 1(800) 272-9959 Deutsch Tel: (
a
49) 0-180-530 85 85 Tsimshatsui, Kowloon
Fax: 1(800) 737-7018 English Tel: (
a
49) 0-180-532 78 32 Hong Kong
Fran3ais Tel: (
a
49) 0-180-532 93 58 Tel: (852) 2737-1600
Italiano Tel: (
a
49) 0-180-534 16 80 Fax: (852) 2736-9960
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.