1. General description
The HEF4021B is an 8-bit static shift register (parallel-to-se rial converter) with a
synchronous serial data input (DS), a clock input (CP), an asynchronous active HIGH
parallel load input (PL), eight asynchronous parallel data inputs (D0 to D7) and buffered
parallel outputs from the last three stages (Q5 to Q7).
Each register stage is a D-type master-slave flip-flop with a set direct (SD) and clear direct
(CD) input. Information on D0 to D7 is asynchronously loaded into the register while PL is
HIGH, independent of CP and DS. When PL is LOW, data on DS is shifted into the first
register position and all the data in the register is shifted one position to the right on the
LOW-to-HIGH transition of CP. Schmitt trigger action makes the clock input highly tolerant
of slower rise and fall times.
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to V SS
(usually ground). Unused inputs must be connected to VDD, VSS, or another input.
2. Features and benefits
Tolerant of slower rise and fall times
Fully static operation
5 V, 10 V, and 15 V parametric ratings
Standardized symmetrical output characteristics
Specified from 40 C to +125 C
Complies with JEDEC standard JESD 13-B
3. Ordering information
HEF4021B
8-bit static shift register
Rev. 10 — 21 March 2016 Product data sheet
Table 1. Ordering information
All types operate from
40
C to +125
C.
Type number Package
Name Description Version
HEF4021BT SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1
HEF4021BTT TSSOP16 plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1
© Nexperia B.V. 2017. All rights reserved
HEF4021B All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 10 — 21 March 2016 2 of 15
Nexperia HEF4021B
8-bit static shift register
4. Functional diagram
Fig 1. Functional di agram
Fig 2. Logic diag ram
DDH
'
&3
6+,)75(*,67(5
%,76


'6
3/
&3
6'&'
'
'
'
'

'

'

'
'
4

4
4
'
6'
'
&3
&'
2
))
6'
'
&3
&'
2
))
6'
'
&3
&'
2
))
6'
'
&3
&'
2
))
'6
3/
&3
' ' '
4 4 4
DDH
© Nexperia B.V. 2017. All rights reserved
HEF4021B All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 10 — 21 March 2016 3 of 15
Nexperia HEF4021B
8-bit static shift register
5. Pinning information
5.1 Pinning
5.2 Pin description
Fig 3. Pin configuratio n
+()%
'
9
''
4
'
4
'
'
'
'
4
'
'6
'
&3
9
6
6
3/
DDH







Table 2. Pin description
Symbol Pin Description
Q5 to Q7 2, 12, 3 buffered parallel output from the last three stages
D0 to D7 7, 6, 5, 4, 13, 14,15, 1 parallel data input
VSS 8 ground supply voltage
PL 9 parallel load input
CP 10 clock input (LOW-to-HIGH edge-triggered)
DS 11 serial data input
VDD 16 supply voltage
© Nexperia B.V. 2017. All rights reserved
HEF4021B All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 10 — 21 March 2016 4 of 15
Nexperia HEF4021B
8-bit static shift register
6. Functional description
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care;
= LOW to HIGH clock transition; = HIGH to LOW clock transition;
data n = data (HIGH or LOW) on the DS input at the nth CP transition.
7. Limiting values
[1] For SO16 package: Ptot derates linearly with 8 mW/K above 70 C.
For TSSOP16 package: Ptot derates linearly with 5.5 mW/K above 60 C.
Table 3. Function table[1]
Number of clock
transitions Inputs Outputs
CP DS PL Q5 Q6 Q7
Serial operation
1data 1 L X X X
2data 2 L X X X
3data 3 L X X X
6XLdata1XX
7X L data 2 data 1 X
8X L data 3 data 2 data 1
X L no change no change no change
Parallel operation
X X H D5 D6 D7
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
VDD supply voltage 0.5 +18 V
IIK input clamping current VI<0.5 V or VI>V
DD + 0.5 V - 10 mA
VIinput voltage 0.5 VDD + 0.5 V
IOK output clamping current VO<0.5 V or VO>V
DD + 0.5 V - 10 mA
II/O input/output current - 10 mA
IDD supply current - 50 mA
Tstg storage temperature 65 +150 C
Tamb ambient temperature 40 +125 C
Ptot total power dissipation Tamb 40 C to +125 C
SO16 and TSSOP16 package [1] - 500 mW
P power dissipation per output - 100 mW
© Nexperia B.V. 2017. All rights reserved
HEF4021B All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 10 — 21 March 2016 5 of 15
Nexperia HEF4021B
8-bit static shift register
8. Recommended operating conditions
9. Static characteristics
Table 5. Recommended operating con ditions
Symbol Parameter Conditions Min Typ Max Unit
VDD supply voltage 3 - 15 V
VIinput voltage 0 - VDD V
Tamb ambient temperature in free air 40 - +125 C
t/V input transition rise and fall rate VDD = 5 V - - 3.75 s/V
VDD = 10 V - - 0.5 s/V
VDD = 15 V - - 0.08 s/V
Table 6. Static characteristics
VSS = 0 V; VI = VSS or VDD unless otherwise specified.
Symbol Parameter Conditions VDD Tamb = 40 C Tamb = 25 C Tamb = 85 C Tamb = 125 CUnit
Min Max Min Max Min Max Min Max
VIH HIGH-level
input voltage IO < 1 A 5 V 3.5 - 3.5 - 3.5 - 3.5 - V
10 V 7.0 - 7.0 - 7.0 - 7.0 - V
15 V 11.0 - 11.0 - 11.0 - 11.0 - V
VIL LOW-level
input voltage IO < 1 A 5 V - 1.5 - 1.5 - 1.5 - 1.5 V
10 V - 3.0 - 3.0 - 3.0 - 3.0 V
15 V - 4.0 - 4.0 - 4.0 - 4.0 V
VOH HIGH-level
output
voltage
IO < 1 A 5 V 4.95 - 4.95 - 4.95 - 4.95 - V
10 V 9.95 - 9.95 - 9.95 - 9.95 - V
15 V 14.95 - 14.95 - 14.95 - 14.95 - V
VOL LOW-level
output
voltage
IO < 1 A 5 V - 0.05 - 0.05 - 0.05 - 0.05 V
10 V - 0.05 - 0.05 - 0.05 - 0.05 V
15 V - 0.05 - 0.05 - 0.05 - 0.05 V
IOH HIGH-level
output current VO = 2.5 V 5 V - 1.7 - 1.4 - 1.1 - 1.1 mA
VO = 4.6 V 5 V - 0.64 - 0.5 - 0.36 - 0.36 mA
VO = 9.5 V 10 V - 1.6 - 1.3 - 0.9 - 0.9 mA
VO = 13.5 V 15 V - 4.2 - 3.4 - 2.4 - 2.4 mA
IOL LOW-level
output current VO = 0.4 V 5 V 0.64 - 0.5 - 0.36 - 0.36 - mA
VO = 0.5 V 10 V 1.6 - 1.3 - 0.9 - 0.9 - mA
VO = 1.5 V 15 V 4.2 - 3.4 - 2.4 - 2.4 - mA
IIinput leakage
current VDD = 15 V 15 V - 0.1 - 0.1 - 1.0 - 1.0 A
IDD supply
current IO = 0 A 5 V - 5 - 5 - 150 - 150 A
10 V - 10 - 10 - 300 - 300 A
15 V - 20 - 20 - 600 - 600 A
CIinput
capacitance - ---7.5----pF
© Nexperia B.V. 2017. All rights reserved
HEF4021B All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 10 — 21 March 2016 6 of 15
Nexperia HEF4021B
8-bit static shift register
10. Dynamic characteristics
Table 7. Dynamic characteristics
VSS = 0 V; Tamb = 25
C; for test circuit see Figure 7; unless otherwise specified.
Symbol Parameter Conditions VDD Extrapolation formula Min Typ Max Unit
tPHL HIGH to LOW
propagation delay CP to Qn
see Figure 4 5 V [1] 98 ns + (0.55 ns/pF)CL- 125 250 ns
10 V 44 ns + (0.23 ns/pF)CL-55110ns
15 V 32 ns + (0.16 ns/pF)CL-4080ns
PL to Qn
see Figure 4 5 V 93 ns + (0.55 ns/pF)CL- 120 240 ns
10 V 44 ns + (0.23 ns/pF)CL-55110ns
15 V 32 ns + (0.16 ns/pF)CL-4080ns
tPLH LOW to HIGH
propagation delay CP to Qn
see Figure 4 5 V [1] 88 ns + (0.55 ns/pF)CL- 115 230 ns
10 V 39 ns + (0.23 ns/pF)CL- 50 100 ns
15 V 32 ns + (0.16 ns/pF)CL-4080ns
PL to Qn
see Figure 4 5 V 78 ns + (0.55 ns/pF)CL- 105 210 ns
10 V 39 ns + (0.23 ns/pF)CL- 50 100 ns
15 V 32 ns + (0.16 ns/pF)C-4080ns
tttransition time Qn; see Figure 4 5 V [1] 10 ns + (1.00 ns/pF)CL- 60 120 ns
10 V 9 ns + (0.42 ns/pF)CL-3060ns
15 V 6 ns + (0.28 ns/pF)CL-2040ns
tsu set-up time DS to CP;
see Figure 5 5 V +25 15 - ns
10 V +25 10 - ns
15 V +15 5-ns
Dn to PL;
see Figure 6 5 V 50 25 - ns
10 V 30 10 - ns
15 V 20 5 - ns
thhold time DS to CP;
see Figure 5 5 V 40 20 - ns
10 V 20 10 - ns
15 V 15 8 - ns
Dn to PL;
see Figure 6 5 V +15 10 - ns
10 V 15 0 - ns
15 V 15 0 - ns
tWpulse width CP = LOW;
minimum width;
see Figure 5
5 V 70 35 - ns
10 V 30 15 - ns
15 V 24 12 - ns
PL = HIGH;
minimum width;
see Figure 6
5 V 70 35 - ns
10 V 30 15 - ns
15 V 24 12 - ns
trec recovery time PL input;
see Figure 6 5 V 50 10 - n s
10 V 40 5 - ns
15 V 35 5 - ns
© Nexperia B.V. 2017. All rights reserved
HEF4021B All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 10 — 21 March 2016 7 of 15
Nexperia HEF4021B
8-bit static shift register
[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (CL in pF).
11. Waveforms
fclk(max) maximum clock
frequency CP input;
see Figure 5 5 V 6 13 - MHz
10 V 15 30 - MHz
15 V 20 40 - MHz
Table 7. Dynamic characteristics …continued
VSS = 0 V; Tamb = 25
C; for test circuit see Figure 7; unless otherwise specified.
Symbol Parameter Conditions VDD Extrapolation formula Min Typ Max Unit
Table 8. Dynamic power dissipation PD
PD can be calculated from the formulas shown. VSS = 0 V; tr = tf
20 ns; Tamb = 25
C.
Symbol Parameter VDD Typical formula for PD (W) where:
PDdynamic power
dissipation 5 V PD = 900 fi + (fo CL) VDD2fi = input frequency in MHz,
fo = output frequency in MHz,
CL = output load capacitance in pF,
VDD = supply voltage in V,
(fo CL) = sum of the outputs.
10 V PD = 4300 fi + (fo CL) VDD2
15 V PD = 12000 fi + (fo CL) VDD2
Fig 4. Waveforms showing propagation delays for CP and PL inp uts to Qn output and Qn transition times
Fig 5. Waveforms showi ng minimum cl oc k puls e width, set-up time, and hold time for CP and DS.
DDM
W
W
&3RU3/,1387
4Q287387 9
0
9
''
9
66
9
2+
9
2/
9
0
9
;
9
<
W
W
W
3+/
W
3/+
DDH
90
9''
966
9''
966
IFONPD[
90
&3,1387
'6,1387
WVX WKW:
© Nexperia B.V. 2017. All rights reserved
HEF4021B All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 10 — 21 March 2016 8 of 15
Nexperia HEF4021B
8-bit static shift register
Set-up times and hold times are shown as positive values but may be specified as negative values;
Measurement points are given in Table 9.
Fig 6. W avefo rms sho wing mi nimum pu lse w idth and recovery time for PL; set-u p and ho ld time s for Dn to PL.
DDH
W
VX
W
K
W
U
W
:
W
UHF
&3,1387
3/,1387
'Q,1387 9
0
9
0
9
''
9
66
9
''
9
66
9
''
9
66
9
0


W
I
Table 9. Measurement points
Supply voltage Input Output
VDD VMVMVXVY
5 V to 15 V 0.5VDD 0.5VDD 0.1VDD 0.9VDD
© Nexperia B.V. 2017. All rights reserved
HEF4021B All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 10 — 21 March 2016 9 of 15
Nexperia HEF4021B
8-bit static shift register
a. Input waveform
b. Test circuit
Test data is given in Table 10.
Definitions for test circuit:
DUT = Device Under Test.
CL= load capacitance including jig and probe capacitance.
RT= termination resistance should be equal to the output im pedance Zo of the pulse generator.
Fig 7. Test circuit for measuring switching times
9
0
9
0
W
:
W
:




9
9
,
9
,
QHJDWLYH
SXOVH
SRVLWLYH
SXOVH
9
9
0
9
0




W
I
W
U
W
U
W
I
DDM
9
''
9
,
9
2
DDJ
'87
&/
57
*
Table 10. Test data
Supply voltage Input Load
VDD VItr, tfCL
5 V to 15 V VSS or VDD 20 ns 50 pF
© Nexperia B.V. 2017. All rights reserved
HEF4021B All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 10 — 21 March 2016 10 of 15
Nexperia HEF4021B
8-bit static shift register
12. Package outline
Fig 8. Package outline SOT109-1 (SO16)
© Nexperia B.V. 2017. All rights reserved
HEF4021B All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 10 — 21 March 2016 11 of 15
Nexperia HEF4021B
8-bit static shift register
Fig 9. Package outline SOT403-1 (TSSOP16)
81,7 $
 $
 $
 E
S F ' ( 
H +
( / /
S 4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21 ,668('$7(
,(& -('(& -(,7$
PP 










  







R
R
 
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
1RWHV
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG


627 02 

Z 0
E
S
'
=
H

 
 
ș
$
$

$

/
S
4
GHWDLO;
/
$

+
(
(
F
Y 0 $
;
$
\
  PP
VFDOH
76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP 627
$
PD[

SLQLQGH[
© Nexperia B.V. 2017. All rights reserved
HEF4021B All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 10 — 21 March 2016 12 of 15
Nexperia HEF4021B
8-bit static shift register
13. Revision history
Table 11. Revision history
Document ID Release date Data sheet status Change notice Supersedes
HEF4021B v.10 20160321 Product data sheet - HEF4021B v.9
Modifications: •Type number HEF4021BP (SOT38-4) removed.
HEF4021B v.9 20130830 Product data sheet - HEF4021B v.8
Modifications: •added type number HEF4021BTT.
HEF4021B v.8 20111118 Product data sheet - HEF4021B v.7
Modifications: •Legal pages updated.
•Changes in “General description” and “Features and benefits”.
•Section “Applications” removed.
HEF4021B v.7 20111010 Product data sheet - HEF4021B v.6
HEF4021B v.6 20091127 Product data sheet - HEF4021B v.5
HEF4021B v.5 20090707 Product data sheet - HEF4021B v.4
HEF4021B v.4 20081110 Product data sheet - HEF4021B_CNV v.3
HEF4021B_CNV v.3 19950101 Product specification - HEF4021B_CNV v.2
HEF4021B_CNV v.2 19950101 Product specification - -
© Nexperia B.V. 2017. All rights reserved
HEF4021B All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 10 — 21 March 2016 13 of 15
Nexperia HEF4021B
8-bit static shift register
14. Legal information
14.1 Data sheet status
[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term ‘short data sheet’ is explained in section “Definitions”.
[3] The product status of de vice(s) descr ibed in th is document m ay have cha nged since thi s document w as publish ed and may di ffe r in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nexperia.com.
14.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liab ility for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and tit le. A short data sh eet is intended
for quick reference only and shou ld not b e relied u pon to cont ain det ailed and
full information. For detailed and full informatio n see the relevant full data
sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall pre va il.
Product specificat io n — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the Nexperia product is
deemed to off er functions and qualities beyon d those described in the
Product data sheet.
14.3 Disclaimers
Limited warr a nty and liability — Information in this document is believed to
be accurate and reliable. However, Nexperia does not give any
representations or warrant ies, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no
responsibility for the content in this document if provided by an information
source outside of Nexperia.
In no event shall Nexperia be liable for any indirect, incidental,
punitive, special or consequ ential damages (including - wit hout limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of Nexperia.
Right to make changes — Nexperia reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all informa tion supplied prior
to the publication hereof .
Suitability for use — Nexperia products are not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of a Nexperia product can reasonably be expected
to result in perso nal injury, death or severe property or environmental
damage. Nexperia and its suppliers accept no liability for
inclusion and/or use of Nexperia products in such equipment or
applications and ther efore such inclu sion and/or use is at the cu stomer’s own
risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and ope ration of their applications
and products using Nexperia products, and Nexperia
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the Nexperia
product is suitable and fit for the customer’s applications and
products planned, as well as fo r the planned application and use of
customer’s third party customer(s). Custo mers should provide appropriate
design and operating safeguards to minimize the risks associated with t heir
applications and products.
Nexperia does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party custo mer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using Nexperia
products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). Nexperia does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — Nexperia
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise
agreed in a valid written individua l agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. Nexperia hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of Nexperia products by customer.
No offer to sell or license — Nothing i n this document may be interpreted or
construed as an of fer t o sell product s that is open for accept ance or the gr ant,
conveyance or implication of any license under any copyrights, patents or
other industrial or inte llectual property rights.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contain s data from the objective specification for product development.
Preliminary [short] dat a sheet Qualification This document contains data from the preliminary specification.
Product [short] data sheet Production This document contains the product specification.
© Nexperia B.V. 2017. All rights reserved
HEF4021B All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 10 — 21 March 2016 14 of 15
Nexperia HEF4021B
8-bit static shift register
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific Nexperia product is automotive qualified,
the product is not suitable for aut omotive use. It i s neither qua lified nor tested
in accordance with automotive testing or application requirements. Nexperia
accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automot ive specifications and standards, custome r
(a) shall use the product without Nexperia’s warranty of the
product for such au tomotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
Nexperia’s specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies Nexperia for any
liability, damages or failed product claims resulting f rom customer design an d
use of the product for automotive applications beyond Nexperia’s
standard warranty and Nexperia’s product specifications.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
14.4 Trademarks
Notice: All referenced b rands, produc t names, service names and trademarks
are the property of their respective ow ners.
15. Contact information
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Nexperia HEF4021B
8-bit static shift register
16. Contents
1 General description. . . . . . . . . . . . . . . . . . . . . . 1
2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1
3 Ordering information. . . . . . . . . . . . . . . . . . . . . 1
4 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
5 Pinning information. . . . . . . . . . . . . . . . . . . . . . 3
5.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
5.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
6 Functional description . . . . . . . . . . . . . . . . . . . 4
7 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4
8 Recommended operating conditions. . . . . . . . 5
9 Static characteristics. . . . . . . . . . . . . . . . . . . . . 5
10 Dynamic characteristics . . . . . . . . . . . . . . . . . . 6
11 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
12 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 10
13 Revision history. . . . . . . . . . . . . . . . . . . . . . . . 12
14 Legal information. . . . . . . . . . . . . . . . . . . . . . . 13
14.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 13
14.2 Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
14.3 Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 13
14.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 14
15 Contact information. . . . . . . . . . . . . . . . . . . . . 14
16 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
© Nexperia B.V. 2017. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release:
21 March 2016