Rev 0; 7/07 I2C, 32-Bit, Binary Counter Clock with 64-Bit ID Features The DS1372 is a 32-bit binary up counter and 24-bit down counter with a unique 64-bit ID. The counters, ID, configuration, and status registers are accessed using an I 2 C serial interface. The DS1372 includes a SQW/INT open-drain output that can output either a square wave at one of four predefined frequencies, or it can output an active-low signal when the 24-bit down counter reaches 0. Compliant with Microsoft Windows Media(R) DRM 10 for Portable Devices 32-Bit Binary Counter Programmable Alarm 64-Bit Factory-Programmed ID Interrupt Output I2C Serial Interface Applications Two Selectable I2C Addresses Portable Audio and Video Players 2.4V to 5.5V Operating Voltage Range 1.3V to 5.5V Timekeeping Operating Range Pin Configuration -40C to +85C Operating Temperature Range 8-Pin SOP TOP VIEW X1 1 X2 2 AD0 3 GND 4 Ordering Information + DS1372 8 VCC 7 SQW/INT 6 SCL 5 SDA PART TEMP RANGE PIN-PACKAGE DS1372U+ -40C to +85C 8 SOP TOP MARK 1372 +Denotes a lead-free package. This symbol also appears on the top mark. SOP Windows Media is a registered trademark of Microsoft Corp. Typical Operating Circuit VCC VCC RPU CRYSTAL RPU X1 VCC X2 VCC SCL SQW/INT CPU SDA DS1372 AD0 GND RPU = tR / CB ________________________________________________________________ Maxim Integrated Products For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com. 1 DS1372 General Description DS1372 I2C, 32-Bit, Binary Counter Clock with 64-Bit ID ABSOLUTE MAXIMUM RATINGS Operating Temperature Range (noncondensing)....... .......................................-40C to +85C Storage Temperature Range.........................-55C to +125C Soldering Temperature...................See IPC/JEDEC J-STD-020 specification. Voltage Range on Any Pin Relative to Ground.... .-0.3V to +6.0V Continuous Power Dissipation (TA = +70C) (derate 4.5mW/C above +70C) ......................... ....360mW Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. RECOMMENDED DC ELECTRICAL CHARACTERISTICS (VCC = 2.4V to 5.5V, TA = -40C to +85C, unless otherwise noted.) (Note 1) PARAMETER SYMBOL CONDITIONS TYP MAX 2.4 5.5 1.3 5.5 Supply Voltage VCC Timekeeping operating range (Notes 2 and 4) Active Supply Current Standby Current (Oscillator Enabled) ICCA (Note 3) EOSC = 0 (Notes 4 and 5) ICCS MIN Operating voltage range (Notes 2 and 3) SQW = 32kHz SQW = 0 UNITS V 35 600 400 90 1300 800 A 25 100 nA nA Data Retention (Oscillator Disabled) IDDR EOSC = 1 (Note 4) Input Logic 1 AD0, SCL, SDA VIH (Note 2) 0.7 x VCC VCC + 0.3 V Input Logic 0 AD0, SCL, SDA VIL (Note 2) -0.3 0.3 x VCC V Input Leakage AD0, SCL, SDA, SQW/INT ILI SDA, SQW/INT high impedance -1 +1 A Output Logic 0 I OL VOL = 0.4V (VCC > 2.4V), SDA, SQW/INT 3 VOL = 0.2VCC (1.3V < VCC < 2.4V), SQW/INT 0.250 mA ELECTRICAL CHARACTERISTICS (VCC = 2.4V to 5.5V, TA = -40C to +85C, unless otherwise noted.) (Note 1) PARAMETER SYMBOL SCL Clock Frequency (Note 6) fSCL Bus-Free Time Between a STOP and START Condition tBUF Hold Time (Repeated) START Condition (Note 7) tHD:STA Low Period of SCL Clock tLOW High Period of SCL Clock tHIGH Setup Time for Repeated START Condition tSU:STA Data Hold Time (Notes 8 and 9) tHD:DAT 2 CONDITIONS Fast mode Standard mode Fast mode Standard mode Fast mode Standard mode Fast mode Standard mode Fast mode Standard mode Fast mode Standard mode Fast mode Standard mode MIN TYP 100 0.04 1.3 4.7 0.6 4.0 1.3 4.7 0.6 4.0 0.6 4.7 0 0 _______________________________________________________________________________________ MAX UNITS 400 100.00 kHz s s s s s 0.9 s I2C, 32-Bit, Binary Counter Clock with 64-Bit ID (VCC = 2.4V to 5.5V, TA = -40C to +85C, unless otherwise noted.) (Note 1) PARAMETER Data Setup Time (Note 10) Rise Time of SDA and SCL Signals (Note 11) Fall Time of SDA and SCL Signals (Note 11) SYMBOL tSU:DAT CONDITIONS MIN Fast mode Standard mode TYP MAX 100 250 ns Fast mode 20 + 0.1CB 300 Standard mode 20 + 0.1CB 1000 Fast mode 20 + 0.1CB 300 Standard mode 20 + 0.1CB 300 Fast mode Standard mode 0.6 4.0 tR tF UNITS ns ns Setup Time for STOP Condition tSU:STO Capacitive Load for Each Bus Line (Note 11) CB I/O Capacitance SCL Spike Suppresion CI/O TSP 10 30 pF ns Oscillator Stop Flag (OSF) Delay (Note 12) tOSF 100 ms Timeout Interval (Note 13) s 400 T_TIMEOUT 25 35 pF ms CRYSTAL SPECIFICATIONS PARAMETER Nominal Frequency Capacitive Load Equivalent Series Resistance Note 1: Note 2: Note 3: Note 4: Note 5: Note 6: Note 7: Note 8: Note 9: Note 10: Note 11: Note 12: Note 13: SYMBOL fO CL ESR MIN TYP MAX UNITS 50 kHz pF k 32.768 12.5 Limits at -40C are guaranteed by design and not production tested. All voltages are referenced to ground. SCL clocking at maximum frequency = 400kHz. Specified with I2C bus inactive, SCL = SDA = VCC. Measured with a 32.768kHz crystal attached to the X1 and X2 pins. The I2C minimum operating frequency is imposed by the requirement of timeout period. The first clock pulse is generated after this period. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to as the VIHMIN of the SCL signal) to bridge the undefined region of the falling edge of SCL. The maximum tHD:DAT must only be met if the device does not stretch the low period (tLOW) of the SCL signal. A fast-mode device can be used in a standard-mode system, but the requirement tSU:DAT 250ns must then be met. This is automatically the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line tR(MAX) + tSU:DAT = 1000 + 250 = 1250ns before the SCL line is released. CB = Total capacitance of one bus line in pF. The parameter tOSF is the period of time the oscillator must be stopped for the OSF flag to be set over the voltage range of 2.4V VCC VCC(MAX). The DS1372 can detect any single SCL clock held low longer than T_TIMEOUT (MIN). The I2C interface is in reset state and can receive a new START condition when SCL is held low for at least T_TIMEOUT (MAX). Once the part detects this condition the SDA output is released. The oscillator must be running for this function to work. _______________________________________________________________________________________ 3 DS1372 ELECTRICAL CHARACTERISTICS (continued) I2C, 32-Bit, Binary Counter Clock with 64-Bit ID DS1372 Pin Description PIN 1, 2 NAME FUNCTION X1, X2 Connections for Standard 32.768kHz Quartz Crystal. The internal oscillator circuitry is designed for operation with a crystal having a 12.5pF specified load capacitance (CL). Pin X1 is the input to the oscillator and can optionally be connected to an external 32.768kHz oscillator. The output of the internal oscillator, pin X2, is floated if an external oscillator is connected to pin X1. 3 AD0 Slave Address Input. This pin is the slave address input for the I2C serial interface and is used to access multiple devices on the same bus. To select the device, the address value on the pin must match the corresponding bit in the device addresses. This pin can be connected to VCC or ground or be driven to a logic-high or logic-low level. 4 GND Ground 5 SDA Serial Data Input/Output. This pin is the data input/output for the I2C serial interface. The SDA pin is open drain and requires an external pullup resistor. 6 SCL Serial Clock Input. This pin is the clock input for the I2C serial interface and is used to synchronize data movement on the serial interface. 7 SQW/INT Square Wave or Active-Low Interrupt Open-Drain Output. This pin is used to output the square wave or alarm interrupt signal. The function of this pin is selected by the state of the INTCN control bit. This pin is open drain and requires an external pullup resistor. 8 VCC DC Power Pin. This pin should be decoupled using a 0.1F or 1.0F capacitor. RS[2:1] DIVIDER CHAIN 32,768Hz 8192Hz X1 4096Hz /4 /2 /4096 SQW MUX SQW/INT 1Hz MUX X2 OSCILLATOR VCC GND POWER INTCN 1Hz CONTROL/ STATUS /4096 SDA SCL I2C INTERFACE AD0 64-BIT ID ROM CLR 32-BIT COUNTER 24-BIT ALARM COUNTER ACE AF DS1372 Figure 1. Block Diagram 4 _______________________________________________________________________________________ N I2C, 32-Bit, Binary Counter Clock with 64-Bit ID The DS1372 is a 32-bit binary counter designed to continuously count time in seconds. An additional counter is provided that can generate a periodic alarm. An interrupt output can be driven when the alarm condition is met. The device includes a unique, factory-lasered 64-bit ROM ID. The device is programmed serially by an I2C bidirectional bus. DS1372 Detailed Description X1 CRYSTAL X2 Oscillator Circuit The DS1372 is designed to operate with a standard 32.768kHz quartz crystal having a 12.5pF specified load capacitance (CL). For more information on crystal selection and crystal layout considerations, refer to Application Note 58: Crystal Considerations with Dallas Real-Time Clocks (RTCs). An external 32.768kHz oscillator can be used as the DS1372's time base. In this configuration, the X1 pin is connected to the external oscillator signal and the X2 is floated. The EOSC bit in the Control Register controls oscillator operation. Clock Accuracy The initial clock accuracy is dependent upon the accuracy of the crystal and the accuracy of the match between the capacitive load of the oscillator circuit and the capacitive load for which the crystal was trimmed. Additional error is added by crystal frequency drift caused by temperature shifts. External circuit noise coupled into the oscillator circuit can result in the clock running fast. Figure 2 shows a typical PCB layout for isolation of the crystal and oscillator from noise. Refer to Application Note 58: Crystal Considerations with Dallas Real-Time Clocks (RTCs) for detailed information. LOCAL GROUND PLANE (LAYER 2) Figure 2. Layout Example Operation The block diagram in Figure 1 shows the DS1372's main elements. As shown, communications to and from the DS1372 occur serially over an I2C bidirectional bus. The DS1372 operates as a slave device on the serial bus. Access is obtained by implementing a START condition and providing a device identification code followed by a register address. Subsequent registers can be accessed sequentially until a STOP condition is executed. Address Map Table 1 shows the address map for the DS1372 registers. During a multibyte access, when the address pointer reaches the end of the register space (10h) it wraps around to location 00h. On an I 2C START or address pointer incrementing to location 00h, the current time is transferred to a second set of registers. The time information is read from these secondary registers, while the clock may continue to run. This eliminates the need to reread the registers in case the main registers update during a read. Clock Operation The clock counter is a 32-bit up counter. The counter counts up once per second. The contents can be read or written by accessing the address range 00h-03h. On an I2C START, or when the address pointer rolls over to 00h, the current value is latched into a register, which is output on the serial data line while the counter continues to increment. When writing to the registers, the divider chain is reset when register 00h is written. Once the divider chain is reset, the remaining clock registers should be written within one second to avoid rollover issues. Additionally, to avoid rollover issues the clock registers must also be written from LSB to MSB, and all four bytes should always be written. _______________________________________________________________________________________ 5 DS1372 I2C, 32-Bit, Binary Counter Clock with 64-Bit ID Alarm Operation reloaded with the seed value and the countdown restarts. When the counter is read, the current counter value is latched into a register, which is output on the serial data line while the counter continues to decrement. The counter is disabled if the seed value is zero or if ACE = 0. Whenever the ACE is set from 0 to 1, the counter is reloaded with the current seed value and the counter begins to count down. Note: When initializing or changing the alarm value, the ACE bit should be enabled after writing the alarm counter bytes. The alarm counter is a 24-bit counter in the address range 04h-06h. When the alarm counter is written, a seed register is written with the alarm counter value. When the alarm counter enable (ACE) bit in the Control Register is set to 1, the counter begins counting down from the seed value. When the counter reaches zero, it sets the AF bit in the Status Register, if the AF bit is not already set. If the AIE and INTCN bits are both set to a logic 1, the SQW/INT pin goes low and remains low until AF is written to logic 0. The counter is then Table 1. DS1372 Address Map ADDRESS REGISTER BIT 7 00h Clock -- BIT 6 BIT 5 Seconds Counter Byte 0 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 LSB 01h Clock -- Seconds Counter Byte 1 -- -- 02h Clock -- Seconds Counter Byte 2 03h Clock MSB Seconds Counter Byte 3 -- 04h Alarm -- Alarm Counter Byte 0 LSB -- 05h Alarm -- Alarm Counter Byte 1 06h Alarm MSB Alarm Counter Byte 2 07h Control EOSC ACE 0 08h Status OSF 0 0 09h ID Model Number 0Ah ID Serial Number Byte 0 0Bh ID Serial Number Byte 1 0Ch ID Serial Number Byte 2 0Dh ID Serial Number Byte 3 0Eh ID Serial Number Byte 4 0Fh ID Serial Number Byte 5 10h ID CRC -- 0 INTCN RS2 RS1 AIE 0 0 0 0 AF Note: Unless otherwise specified, the states of the registers are undefined when power is first applied. Bits shown as 0 always read back as 0. 6 _______________________________________________________________________________________ I2C, 32-Bit, Binary Counter Clock with 64-Bit ID The DS1372 has two additional registers that control the alarm counter and interrupts: Control Register (07h) and Status Register (08h). Control Register (07h) Bit # 7 6 5 4 3 2 1 0 Name EOSC ACE 0 0 INTCN RS2 RS1 AIE Reset 0 0 0 0 1 1 1 0 Control Register (07h) Bit 7: Enable Oscillator (EOSC). When set to logic 0, the oscillator is started. When set to logic 1, the oscillator is stopped. This bit is clear (logic 0) when power is first applied. Bit 6: Alarm Counter Enable (ACE). When set to logic 1, the alarm counter is enabled. If alarm counter seed register has a nonzero value, the counter runs and sets the AF bit to 1 when the counter reaches 0. When set to logic 0, the alarm counter is disabled, and the counter can be used as RAM. This bit is clear (logic 0) when power is first applied. Bit 3: Interrupt Control (INTCN). This bit controls the SQW/INT signal. When the INTCN bit is set to logic 0, a square wave is output on the SQW/INT pin whose frequency is defined by bits RS2 and RS1, according to Table 2. The oscillator must also be enabled for the square wave to be output. When the INTCN bit is set to logic 1, this permits the AF bit in the Status Register to assert SQW/INT (provided that ACE and AIE are also enabled) whenever AF = 1. If ACE = 1, the alarm flag is always set on an alarm condition, regardless of the state of the INTCN bit. The INTCN bit is set to logic 1 when power is first applied. Bits 2 and 1: Rate Select (RS[2:1]). These bits control the frequency of the square-wave output when the square wave has been enabled. Table 2 shows the square-wave frequencies that can be selected with the RS bits. These bits are both set (logic 1) when power is first applied. Bit 0: Alarm Interrupt Enable (AIE). When set to a logic 1, this bit permits the alarm flag (AF) to assert SQW/INT (when INTCN = 1). The AIE bit is disabled (logic 0) when power is first applied. Table 2. Square-Wave/Interrupt Output Frequencies SQW/INT OUTPUT INTCN ACE AIE RS2 RS1 0 X X 0 0 1Hz 0 X X 0 1 4.096kHz 0 X X 1 0 8.192kHz 0 X X 1 1 32.768kHz 1 1 1 X X Interrupt Note: When interrupt operation is enabled, the SQW/INT output is the inverse of the AF bit. _______________________________________________________________________________________ 7 DS1372 Special Purpose Registers DS1372 I2C, 32-Bit, Binary Counter Clock with 64-Bit ID Status Register (08h) Bit # 7 6 5 4 3 2 1 0 Name OSF 0 0 0 0 0 0 AF Reset 1 0 0 0 0 0 0 0 Status Register (08h) ID Register Bit 7: Oscillator Stop Flag (OSF). A logic 1 in this bit indicates that the oscillator either is stopped or was stopped for some period of time and may be used to judge the validity of the timekeeping data. This bit is set to logic 1 anytime the oscillator stops. The following are examples of conditions that can cause the OSF bit to be set: 1) The first time power is applied. 2) The voltage present on VCC is insufficient to support oscillation. 3) The EOSC bit is turned off. A unique 64-bit lasered serial number is located in the address range 09h-10h. This serial number is divided into three parts. The first byte in register 09h contains a model number to identify the DS1372 device type. Registers 0Ah-0Fh contain a unique binary number. Register 10h contains a CRC byte used to validate the data in registers 09h-0Fh. All eight bytes of the serial number are read-only registers. The CRC byte is generated with the polynomial equal to x8 + x5 + x4 + 1 (see Figure 3). The DS1372 is manufactured such that no two devices contain an identical number in locations 0Ah-0Fh. 4) External influences on the crystal (i.e., noise, leakage, etc.) exist. I2C Serial Data Bus This bit remains at logic 1 until written to logic 0. Bits 6 to 1: These bits always read back as logic 0. Bit 0: Alarm Flag (AF). A logic 1 in the AF bit indicates that the alarm counter reached zero. If the AIE and INTCN bits are both set to logic 1, the SQW/INT pin goes low and remains low until AF is written to logic 0. This bit can only be written to logic 0. Attempting to write logic 1 leaves the value unchanged. The DS1372 supports a bidirectional I2C serial bus and data transmission protocol (Figure 4). A device that sends data onto the bus is defined as a transmitter, and a device receiving data is defined as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP POLYNOMIAL = X8 + X5 + X4 + 1 1ST STAGE 2ND STAGE 3RD STAGE 4TH STAGE X0 X1 X2 X3 5TH STAGE X4 X5 6TH STAGE 7TH STAGE 8TH STAGE X6 X7 X8 INPUT DATA Figure 3. CRC Byte Polynomial 8 _______________________________________________________________________________________ I2C, 32-Bit, Binary Counter Clock with 64-Bit ID DS1372 SDA tBUF tSP tHD:STA tLOW tR tF SCL tHD:STA STOP tSU:STA tHIGH tSU:DAT START tSU:STO REPEATED START tHD:DAT Figure 4. Data Transfer on I2C Serial Bus SDA MSB SLAVE ADDRESS R/W DIRECTION BIT ACKNOWLEDGEMENT SIGNAL FROM RECEIVER ACKNOWLEDGEMENT SIGNAL FROM RECEIVER SCL 1 2 6 7 8 9 1 2 3-7 8 ACK 9 ACK START CONDITION REPEATED IF MORE BYTES ARE TRANSFERED STOP CONDITION OR REPEATED START CONDITION Figure 5. I2C Data Transfer Overview conditions. The DS1372 operates as a slave on the I2C bus. Connections to the bus are made through the SCL input and open-drain SDA I/O lines. Within the bus specifications, a standard mode (100kHz maximum clock rate) and a fast mode (400kHz maximum clock rate) are defined. The DS1372 works in both modes. The following bus protocol has been defined (Figure 5): * Data transfer can be initiated only when the bus is not busy. * During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high are interpreted as control signals. _______________________________________________________________________________________ 9 DS1372 I2C, 32-Bit, Binary Counter Clock with 64-Bit ID Accordingly, the following bus conditions have been defined: Bus not busy: Both data and clock lines remain high. Start data transfer: A change in the state of the data line from high to low, while the clock line is high, defines a START condition. Stop data transfer: A change in the state of the data line from low to high, while the clock line is high, defines a STOP condition. Data valid: The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the high period of the clock signal. The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between the START and the STOP conditions is not limited, and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit. Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse, which is associated with this acknowledge bit. A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line high to enable the master to generate the STOP condition. Timeout: To avoid an unintended I2C interface timeout, SCL should not be held low longer than 25ms. The I 2 C interface is in the reset state and can receive a new START condition when SCL is held low for at least 35ms. When the part detects this condition, SDA is released and allowed to float. For the timeout function to work, the oscillator must be enabled and running. 10 Depending upon the state of the R/W bit, two types of data transfer are possible: 1) Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. Data is transferred with the most significant bit (MSB) first. 2) Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next follows a number of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not acknowledge is returned. The master device generates all the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released. Data is transferred with the most significant bit (MSB) first. The DS1372 can operate in the following two modes: 1) Slave receiver mode (DS1372 write mode): Serial data and clock are received through SDA and SCL. After each byte is received an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit (see Figure 6). The slave address byte is the first byte received after the master generates the START condition. The slave address byte contains the 7-bit DS1372 address, which is 110100 and AD0. Each slave address is followed by the direction bit (R/W), which is zero for a write. The bit position signified by A is compared to the value on the AD0 input pin. After receiving and decoding the slave address byte, the device outputs an acknowledge on the SDA line. After the device acknowledges the slave address and write bit, the master transmits a register address to the device. This sets the register pointer on the device. After setting the register address, the master then transmits each byte of data with the DS1372 acknowledging each byte received. The master generates a STOP condition to terminate the data write. ______________________________________________________________________________________ I2C, 32-Bit, Binary Counter Clock with 64-Bit ID <SLAVE ADDRESS> <R/W> S 110100 AD0 0 <WORD ADDRESS (n)> A XXXXXXXX direction bit (R/W), which is one for a read. The bit position signified by A is compared to the value on the AD0 pin. After receiving and decoding the slave address byte, the device outputs an acknowledge on the SDA line. The DS1372 then begins to transmit data starting with the register address pointed to by the register pointer. If the register pointer is not written to before the initiation of a read mode, the first address that is read is the last one stored in the register pointer. The DS1372 must receive a "not acknowledge" to end a read. <DATA (n)> A <DATA (n + 1)> XXXXXXXX S - START SLAVE TO MASTER A - ACKNOWLEDGE (ACK) P - STOP R/W - READ/WRITE OR DIRECTION BIT ADDRESS A XXXXXXXX <DATA (n + X) A ... XXXXXXXX A P A P MASTER TO SLAVE DATA TRANSFERRED (X + 1 BYTES + ACKNOWLEDGE) Figure 6. Data Write--Slave Receiver Mode <SLAVE ADDRESS> <R/W> S 110100 AD0 1 <DATA (n)> A <DATA (n + 1)> XXXXXXXX A <DATA (n + 2)> XXXXXXXX S - START MASTER TO SLAVE A - ACKNOWLEDGE (ACK) P - STOP A - NOT ACKNOWLEDGE (NACK) R/W - READ/WRITE OR DIRECTION BIT ADDRESS A XXXXXXXX <DATA (n + X)> A XXXXXXXX ... SLAVE TO MASTER DATA TRANSFERRED (X + 1 BYTES + ACKNOWLEDGE) NOTE: LAST DATA BYTE IS FOLLOWED BY A NACK. Figure 7. Data Read (from Current Pointer Location)--Slave Transmitter Mode <SLAVE ADDRESS> <R/W> S 110100A AD0 0 <DATA (n)> XXXXXXXX <WORD ADDRESS (n)> A XXXXXXXX A <DATA (n + 1)> A XXXXXXXX <SLAVE ADDRESS (n)> <R/W> Sr 110100A AD0 <DATA (n + 2)> A S - START MASTER TO SLAVE Sr - REPEATED START A - ACKNOWLEDGE (ACK) P - STOP A - NOT ACKNOWLEDGE (NACK) R/W - READ/WRITE OR DIRECTION BIT ADDRESS XXXXXXXX 1 A <DATA (n + X)> A ... XXXXXXXX A P SLAVE TO MASTER DATA TRANSFERRED (X + 1 BYTES + ACKNOWLEDGE) NOTE: LAST DATA BYTE IS FOLLOWED BY A NACK. Figure 8. Data Read (Write Pointer, Then Read)--Slave Receive and Transmit ______________________________________________________________________________________ 11 DS1372 2) Slave transmitter mode (DS1372 read mode): The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit indicates that the transfer direction is reversed. The DS1372 transmits serial data on SDA while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer (see Figure 7). The slave address byte is the first byte received after the master generates the START condition. The slave address byte contains the 7-bit DS1372 address, which is 110100 and AD0. Each slave address is followed by the DS1372 I2C, 32-Bit, Binary Counter Clock with 64-Bit ID Chip Information SUBSTRATE CONNECTED TO GROUND PROCESS: CMOS Thermal Information Thermal Resistance (Junction to Ambient) JA: 221C/W Thermal Resistance (Junction to Case) JC: 39C/W Package Information For the latest package outline information, go to www.maxim-ic.com/packages. PACKAGE DOCUMENT NO. 8-pin SOP 21-0036 Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 12 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 (c) 2007 Maxim Integrated Products is a registered trademark of Maxim Integrated Products, Inc. Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Maxim Integrated: DS1372U+T&R DS1372U+