Rev 2
September 2005 1/14
14
VN330SP(8932)
QUAD HIGH SIDE SM ART
POWER SOLID STATE RELAY
General Features
(* )Per chan nel.
(**)at TJ = 85
°
C
Features
OUTPUT CURRENT : 1A PER CHANNEL
DI GITAL INPUT CLA MPED AT 32V MINIM UM
VOLTAGE
SHORTED LOAD AND OVER-
TEMPERATU RE PROTECTIONS
BUILT-IN CURRENT LIMITER
UNDERVOLTAGE SHUT-DOWN
OPEN DR AIN DIAGNOSTIC OUTPU T
FAST DEMAGN ETIZATION OF INDUCTIVE
LOADS
Description
The VN330SP (8932) is a m onolithic device made
using STMicroelectronics VIPower Technology,
intended for driving four indipendent resistive or
inductive loads with one side connected to
ground. Active current limitation avoids dropping
the system power suppl y in cas e of sho rted load.
Built-in thermal shut-down protects the chip from
overtemperature and short circuit. The ope n drain
diagnostic output indicates over-temperature
conditions.
Type Vdemag(*) RDSon(*) Iout(*) VCC
VN330SP(8932) VCC-55V 0.32Ω(**)1A 36V
PowerSO-10TM
www.st.com
Block Diagram
VN330SP(8932)
2/14
Table 1. Absolute Maximum Rating
Figur e 1. Connectio n Diagram (Top View)
Figure 2. Current and Voltage Conventions
Symbol Parameter Value Unit
VCC Power supply voltage 45 V
-VCC Reverse supply voltage -0.3 V
IOUT Output current (cont inuos) Inter nally lim it ed A
IRReverse output current (per channel) -6 A
IIN Inpu t cur rent (per cha nnel) ± 10 mA
IDIAG Diag pi n current ± 10 mA
VESD Electrostati c discharge (R = 1. 5KW ; C = 100pF) 2000 V
EAS Single pulse avalanche energy per channel not sim ultaneously
Figure 3. 400 mJ
Ptot Power dissipation at Tc <= 25°C Internally limited W
TJ Juncti on operating tem perature Inter nally limit ed °C
Tstg Storage Temperat ure -55 to 150 °C
VN330SP(8932)
3/14
Table 2. Thermal data
Note: 1.Per channel
Note: 2.Wh en mou nted using minimum recomm end ed pad size on FR-4 board
El ectric al Ch ra cteri sti cs (10V < VCC < 3 6 V; - 25 °C < T J < 125 °C ; un les s ot herwis e spec if ied)
Table 3. Power Section
Table 4. Logical Input
Note: 3. The input voltage is internally clamped at 32V minimum, it is possible to connect the input
pins to an higher voltage via an external resistor ca lculate to not exceed 10mA
Symbol Parameter Max Value Unit
RthJC Ther m al r esistance junction-cas e (Note:1) Max 2 °C/W
RthJA Thermal resistance junction- ambient (Note:2) Max 50 °C/W
Symbol Parameter Test Condit ions Min. Typ. Max. Unit
VCC Supply vol tag e 10 36 V
RON On state resistance
IOUT = 0.5A; TJ = 125°C
IOUT = 0.5A; TJ = 85°C
IOUT = 0.5A; TJ = 25°C
0.4
0.32
0.2
ISSupply current All chann els OFF; VIN = 30V;
On state; TJ = 125°C IOUT1...IOUT4 = 0V 1
10 mA
mA
Vdemag Output voltage at turn-off IOUT = 0.5A; LLOAD >= 1mH VCC-65 VCC-55 VCC-45 V
S ymbol Parameter Test Conditions Min. Ty p. Max. Unit
VIL Input low level voltage 2 V
VIH Input high level voltage . Note:33.5 V
VI(HYST) Input hysteresis voltage 0.5 V
IIN Input current VIN = 0 t o 30V
VIN = 0 t o 2V 25
600 µΑ
µΑ
ILGND Output current in ground
disconnection VCC = VINn = GND = DIAG = 24V;
TJ = 25°C 25 mA
VICL Input clamp voltage
Note:3IIN = 1m A
IIN = -1m A 32 36
-0.7 V
V
VN330SP(8932)
4/14
Table 5. Switching ( VCC = 24V)
Symbol Parameter Test Conditions Min. Typ. Max. Unit
td(ON) Turn-on del ay ti m e of
Output curre nt
IOUT = 0.5A, Resistive Load Input ris e
time < 0.1µs,
TJ = 25°C
TJ = 125°C 30 40
60
µs
µs
trRise time of Output
current
IOUT = 0.5A, Resistive Load Input ris e
time < 0.1µs,
TJ = 25°C
TJ = 125°C 50 100
115
µs
µs
td(OFF) Tu rn -o ff delay time o f
Output curre nt
IOUT = 0.5A, Resistive Load Input ris e
time < 0.1µs,
TJ = 25°C
TJ = 125°C 20 30
40
µs
µs
tfFall time of Output
current
IOUT = 0.5A, Resistive Load Input ris e
time < 0.1µs,
TJ = 25°C
TJ = 125°C 815
20
µs
µs
(di/dt)on Tur n-on current slope IOUT = 0.5 A,
IOUT = ILIM, TJ = 25°C 0.5
2
Α/µs
Α/µs
(di/dt)off Tu rn -o ff cu rre n t slope IOUT = 0.5 A ,
IOUT = ILIM, TJ = 25°C 2
4
Α/µs
Α/µs
VN330SP(8932)
5/14
Table 6. Protections
(* )Status determ ination > 100ms after the switching edge.
Note: If INPUT pin is floating the corrisponding channel will automatically switch OFF. If GND pin is
disco nnect ed, the channel will switch OFF provided VC C not exceed 36V.
Figure 3. A valance Energy Test Circuit
Symbo l Para m eter Tes t Co nd itions Mi n. Typ. M ax . Uni t
VDIAG(*) Status voltage output low IDIAG = 5mA ( Fault condi tion ) 1V
VSCL(*) Status clamp voltage IDIAG = 1mA
IDIAG = -1mA 32 36
-0.7 V
V
VUSD Under voltage shut down 5 8 V
ILIM DC Short cir cuit current VCC = 24V ; RLOAD < 10m12.5A
IOVPK Peak short circuit curre nt VCC = 24V; VIN = 30; RLOAD < 10m4A
IDIAGH Leakage on diag pin in
high state VDIAG = 24V 100 µΑ
ILOAD Ou tput leakage cu rr ent VCC = 10 to 36V; VIN = V IL
4 Channels in Parallel 25 µΑ
tSC Delay time of current
limiter 100 µs
TTSD Thermal shut down
temperature 150 170 °C
TRThermal reset
temperature 135 155 °C
VN330SP(8932)
6/14
Figure 4. Peak Short Circuit Test Diagram
Table 7. Truth Ta ble
Conditions INPUTn OUTPUTn Diagnostic
Normal operation L
HL
HH
H
Overtemperature L
HL
LH
L
Undervoltage L
HL
LH
H
Shorted load
( Current li m itati on ) L
HL
HH
H
VN330SP(8932)
7/14
Figure 5. Switching Waveforms
VN330SP(8932)
8/14
Figure 6. Switching Parameter Test Conditions
Fi gure 7. Dri vi ng Circuit
VN330SP(8932)
9/14
PowerSO-10TM Thermal Data
Fi gure 8. P owerS O-10TM PC Board
Fi gure 9. RthJA Vs. PBC copper are a in open box free air cond ition
VN330SP(8932)
10/14
Table 8. Power SO-10TM Mechanical Data
Figure 10. PowerSO-10TM P ackage Dimensions
VN330SP(8932)
11/14
Fi gure 11. P owerSO- 1 0TM Suggested Pad and Tube Shipmen t (No Suffix)
Figure 12. Tape and Reel Shipment (Suffix “TR“)
VN330SP(8932)
12/14
Table 9. Order Cod es
Package Tube Tape and Reel
PowerSO-10TM VN330SP(8932) VN330SP(8932)TR
VN330SP(8932)
13/14
Table 10. Revision History
Date Revision Changes
5-Sep-2005 2 New Template . Fi nal r elease
VN330SP(8932)
14/14
I
nformation furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsib ility for the c onsequence
s
o
f use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is grante
d
b
y i m pl i cation or otherwise under any patent or patent ri ghts of STMicro el ectronics. Spec i ficati ons mentioned in thi s pub l ication are sub je
ct
t
o change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are n
ot
a
uthoriz ed for use as critical c omponent s in l i fe s upport devic e s or sys t ems without express written approval of STMicroel ectronics.
The ST l ogo is a reg i st ered trademark of S TM i croe l ectronics.
All other names are the prope rty of th ei r respective owne rs
© 2005 STM i croele ctroni cs - All ri ght s reserved
STM i croel ectronics group of companies
Australia - Belgium - Brazi l - Cana da - China - Czech Rep ubl i c - Finl and - France - Germany - Ho ng K ong - In di a - Israel - Italy - Japan -
Malaysi a - Malta - Morocco - Singapore - Spain - S wede n - Sw i tzerl and - Un i ted Kin gdom - Uni ted St ates of Am erica
www.st.com