DS095 (v3.2) March 8, 2007 www.xilinx.com 1
Product Specification
© 2002--2007 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
Features
• Optimized for 1.8V systems
- As fast as 7.1 ns pin-to-pin delays
- As low as 14 μA quiescent current
• Industry’s best 0.18 micron CMOS CPLD
- Optimized architecture for effective logic synthesis
- Multi-voltage I/O operation — 1.5V to 3.3V
• Available in multiple package options
- 144-pin TQFP with 118 user I/O
- 208-pin PQFP with 173 user I/O
- 256-ball FT (1.0mm) BGA with 212 user I/O
- 324-ball FG (1.0mm) BGA with 240 user I/O
- Pb-free available for all packages
• Advanced system features
- Fastest in system programming
· 1.8V ISP using IEEE 1532 (JTAG) interface
- IEEE1149.1 JTAG Boundary Scan Test
- Optional Schmitt-trigger input (per pin)
- Unsurpassed low power management
· DataGATE enable (DGE) signal control
- Four separate I/O banks
- RealDigital 100% CMOS product term generation
- Flexible clocking modes
· Optional DualEDGE triggered registers
· Clock divider (divide by 2,4,6,8,10,12,14,16)
· CoolCLOCK
- Global signal options with macrocell control
· Multiple global clocks with phase selection per
macrocell
· Multiple global output enables
· Global set/reset
- Advanced design security
- PLA architecture
· Superior pinout retention
· 100% product term routability across function
block
- Open-drain output option for Wired-OR and LED
drive
- Optional bus-hold, 3-state or weak pullup on
selected I/O pins
- Optional configurable grounds on unused I/Os
- Mixed I/O voltages compatible with 1.5V, 1.8V,
2.5V, and 3.3V logic levels
· SSTL2-1, SSTL3-1, and HSTL-1 I/O compatibility
- Hot pluggable
Refer to the CoolRunner™-II family data sheet for architec-
ture description.
Description
The CoolRunner-II 384-macrocell device is designed for
both high performance and low power applications. This
lends power savings to high-end communication equipment
and high speed to battery operated devices. Due to the low
power stand-by and dynamic operation, overall system reli-
ability is improved
This device consists of twenty four Function Blocks
inter-connected by a low power Advanced Interconnect
Matrix (AIM). The AIM feeds 40 true and complement inputs
to each Function Block. The Function Blocks consist of a 40
by 56 P-term PLA and 16 macrocells which contain numer-
ous configuration bits that allow for combinational or regis-
tered modes of operation.
Additionally, these registers can be globally reset or preset
and configured as a D or T flip-flop or as a D latch. There
are also multiple clock signals, both global and local product
term types, configured on a per macrocell basis. Output pin
configurations include slew rate limit, bus hold, pull-up,
open drain and programmable grounds. A Schmitt-trigger
input is available on a per input pin basis. In addition to stor-
ing macrocell output states, the macrocell registers may be
configured as direct input registers to store signals directly
from input pins.
Clocking is available on a global or Function Block basis.
Three global clocks are available for all Function Blocks as
a synchronous clock source. Macrocell registers can be
individually configured to power up to the zero or one state.
A global set/reset control line is also available to asynchro-
nously set or reset selected registers during operation.
Additional local clock, synchronous clock-enable, asynchro-
nous set/reset and output enable signals can be formed
using product terms on a per-macrocell or per-Function
Block basis.
A DualEDGE flip-flop feature is also available on a per mac-
rocell basis. This feature allows high performance synchro-
nous operation based on lower frequency clocking to help
reduce the total power consumption of the device.
Circuitry has also been included to divide one externally
supplied global clock (GCK2) by eight different selections.
This yields divide by even and odd clock frequencies.
The use of the clock divide (division by 2) and DualEDGE
flip-flop gives the resultant CoolCLOCK feature.
DataGATE is a method to selectively disable inputs of the
CPLD that are not of interest during certain points in time.
0
XC2C384 CoolRunner-II CPLD
DS095 (v3.2) March 8, 2007 00Product Specification
R
XC2C384 CoolRunner-II CPLD
2www.xilinx.com DS095 (v3.2) March 8, 2007
Product Specification
R
By mapping a signal to the DataGATE function, lower power
can be achieved due to reduction in signal switching.
Another feature that eases voltage translation is I/O bank-
ing. Four I/O banks are available on the CoolRunner-II 384
macrocell device that permit easy interfacing to 3.3V, 2.5V,
1.8V, and 1.5V devices.
The CoolRunner-II 384 macrocell CPLD is I/O compatible
with various I/O standards (see Ta b l e 1 ). This device is also
1.5V I/O compatible with the use of Schmitt-trigger inputs.
RealDigital Design Technology
Xilinx CoolRunner-II CPLDs are fabricated on a 0.18 micron
process technology which is derived from leading edge
FPGA product development. CoolRunner-II CPLDs employ
RealDigital a design technique that makes use of CMOS
technology in both the fabrication and design methodology.
RealDigital design technology employs a cascade of CMOS
gates to implement sum of products instead of traditional
sense amplifier methodology. Due to this technology, Xilinx
CoolRunner-II CPLDs achieve both high-performance and
low power operation.
Supported I/O Standards
The CoolRunner-II 384 macrocell features LVCMOS,
LVTTL, SSTL and HSTL I/O implementations. See Table 1
for I/O standard voltages. The LVTTL I/O standard is a gen-
eral purpose EIA/JEDEC standard for 3.3V applications that
use an LVTTL input buffer and Push-Pull output buffer. The
LVCMOS standard is used in 3.3V, 2.5V, 1.8V applications.
Both HSTL and SSTL I/O standards make use of a VREF pin
for JEDEC compliance. CoolRunner-II CPLDs are also 1.5V
I/O compatible with the use of Schmitt-trigger inputs.
Table 1: I/O Standards for XC2C384(1)
IOSTANDARD
Attribute
Output
VCCIO
Input
VCCIO
Input
VREF
Board
Termination
Voltage VTT
LVTTL 3.3 3.3 N/A N/A
LVCMOS33 3.3 3.3 N/A N/A
LVCMOS25 2.5 2.5 N/A N/A
LVCMOS18 1.8 1.8 N/A N/A
LVCMOS15(2) 1.5 1.5 N/A N/A
HSTL_1 1.5 1.5 0.75 0.75
SSTL2_1 2.5 2.5 1.25 1.25
SSTL3_1 3.3 3.3 1.5 1.5
(1)For information on assigning Vref pins, see XAPP399.
(2) LVCMOS15 requires Schmitt-trigger inputs.
Figure 1: ICC vs Frequency
Table 2: ICC vs Frequency (LVCMOS 1.8V TA = 25°C)(1)
Frequency (MHz)
0 25 50 75 100 125 150 175 200
Typical ICC (mA) 0.023 17.5 35.03 52.53 70.03 87.53 105.03 122.35 140.03
Notes:
1. 16-bit up/down, Resetable binary counter (one counter per function block).
Frequency (MHz)
DS095_01_030705
ICC (mA)
0
0
50
100
150
200
20015010025 17575 12550
XC2C384 CoolRunner-II CPLD
DS095 (v3.2) March 8, 2007 www.xilinx.com 3
Product Specification
R
Recommended Operating Conditions
DC Electrical Characteristics (Over Recommended Operating Conditions)
Absolute Maximum Ratings (1)
Symbol Description Value Units
VCC Supply voltage relative to ground –0.5 to 2.0 V
VCCIO Supply voltage for output drivers –0.5 to 4.0 V
VJTAG(2) JTAG input voltage limits –0.5 to 4.0 V
VCCAUX JTAG input supply voltage –0.5 to 4.0 V
VIN(1) Input voltage relative to ground –0.5 to 4.0 V
VTS(1) Voltage applied to 3-state output –0.5 to 4.0 V
TSTG(3) Storage Temperature (ambient) –65 to +150 °C
TJJunction Temperature +150 °C
Notes:
1. Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easiest to achieve. During transitions,
the device pins may undershoot to –2.0v or overshoot to +4.5V, provided this over or undershoot lasts less than 10 ns and with the
forcing current being limited to 200 mA.
2. Valid over commercial temperature range.
3. For soldering guidelines and thermal considerations, see the Device Packaging information on the Xilinx website. For Pb free
packages, see XAPP427.
Symbol Parameter Min Max Units
VCC Supply voltage for internal logic
and input buffers
Commercial TA = 0°C to +70°C 1.7 1.9 V
Industrial TA = –40°C to +85°C 1.7 1.9 V
VCCIO Supply voltage for output drivers @ 3.3V operation 3.0 3.6 V
Supply voltage for output drivers @ 2.5V operation 2.3 2.7 V
Supply voltage for output drivers @ 1.8V operation 1.7 1.9 V
Supply voltage for output drivers @ 1.5V operation 1.4 1.6 V
VCCAUX Supply voltage for JTAG programming 1.7 3.6 V
Symbol Parameter Test Conditions Typical Max. Units
ICCSB Standby current Commercial VCC = 1.9V, VCCIO = 3.6V 44 200 μA
ICCSB Standby current Industrial VCC = 1.9V, VCCIO = 3.6V 79 350 μA
ICC (1) Dynamic current f = 1 MHz 1.5 mA
f = 50 MHz 45 mA
CJTAG JTAG input capacitance f = 1 MHz - 10 pF
CCLK Global clock input capacitance f = 1 MHz - 12 pF
CIO I/O capacitance f = 1 MHz - 10 pF
IIL(2) Input leakage current VIN = 0V or VCCIO to 3.9V - +/–1 μA
IIH(2) I/O High-Z leakage VIN = 0V or VCCIO to 3.9V - +/–1 μA
Notes:
1. 16-bit up/down, Resetable binary counter (one counter per function block).
2. See Quality and Reliability section of the CoolRunner-II family data sheet.
XC2C384 CoolRunner-II CPLD
4www.xilinx.com DS095 (v3.2) March 8, 2007
Product Specification
R
LVCMOS and LVTTL 3.3V DC Voltage Specifications
LVCMOS 2.5V DC Voltage Specifications
(1) The VIH Max value represents the JEDEC specification for LVCMOS25. The CoolRunner-II input buffer can tolerate up to 3.9V without
physical damage.
LVCMOS 1.8V DC Voltage Specifications
(1) The VIH Max value represents the JEDEC specification for LVCMOS18. The CoolRunner-II input buffer can tolerate up to 3.9V without
physical damage.
LVCMOS 1.5V DC Voltage Specifications(1)
Symbol Parameter Test Conditions Min. Max. Units
VCCIO Input source voltage 3.0 3.6 V
VIH High level input voltage 2 3.9 V
VIL Low level input voltage –0.3 0.8 V
VOH High level output voltage IOH = –8 mA, VCCIO = 3V VCCIO – 0.4V - V
IOH = –0.1 mA, VCCIO = 3V VCCIO – 0.2V - V
VOL Low level output voltage IOL = 8 mA, VCCIO = 3V - 0.4 V
IOL = 0.1 mA, VCCIO = 3V - 0.2 V
Symbol Parameter Test Conditions Min. Max. Units
VCCIO Input source voltage 2.3 2.7 V
VIH High level input voltage 1.7 VCCIO + 0.3(1) V
VIL Low level input voltage –0.3 0.7 V
VOH High level output voltage IOH = –8 mA, VCCIO = 2.3V VCCIO – 0.4V - V
IOH = –0.1 mA, VCCIO = 2.3V VCCIO – 0.2V - V
VOL Low level output voltage IOL = 8 mA, VCCIO = 2.3V - 0.4 V
IOL = 0.1 mA, VCCIO = 2.3V - 0.2 V
Symbol Parameter Test Conditions Min. Max. Units
VCCIO Input source voltage 1.7 1.9 V
VIH High level input voltage 0.65 x VCCIO VCCIO + 0.3(1) V
VIL Low level input voltage –0.3 0.35 x VCCIO V
VOH High level output voltage IOH = –8 mA, VCCIO = 1.7V VCCIO – 0.45 - V
IOH = –0.1 mA, VCCIO = 1.7V VCCIO – 0.2 - V
VOL Low level output voltage IOL = 8 mA, VCCIO = 1.7V - 0.45 V
IOL = 0.1 mA, VCCIO = 1.7V - 0.2 V
Symbol Parameter Test Conditions Min. Max. Units
VCCIO Input source voltage 1.4 1.6 V
VT+ Input hysteresis threshold voltage 0.5 x VCCIO 0.8 x VCCIO V
VT- 0.2 x VCCIO 0.5 x VCCIO V
VOH High level output voltage IOH = –8 mA, VCCIO = 1.4V VCCIO – 0.45 - V
IOH = –0.1 mA, VCCIO = 1.4V VCCIO – 0.2 - V
XC2C384 CoolRunner-II CPLD
DS095 (v3.2) March 8, 2007 www.xilinx.com 5
Product Specification
R
Schmitt Trigger Input DC Voltage Specifications
SSTL2-1 DC Voltage Specifications
SSTL3-1 DC Voltage Specifications
HSTL1 DC Voltage Specifications
VOL Low level output voltage IOL = 8 mA, VCCIO = 1.4V - 0.4 V
IOL = 0.1 mA, VCCIO = 1.4V - 0.2 V
Notes:
1. Hysteresis used on 1.5V inputs.
Symbol Parameter Test Conditions Min. Max. Units
VCCIO Input source voltage 1.4 3.9 V
VT+ Input hysteresis threshold voltage 0.5 x VCCIO 0.8 x VCCIO V
VT- 0.2 x VCCIO 0.5 x VCCIO V
Symbol Parameter Test Conditions Min. Typ Max. Units
VCCIO Input source voltage - 2.3 2.5 2.7 V
VREF(1) Input reference voltage - 1.15 1.25 1.35 V
VTT(2) Termination voltage - VREF – 0.04 1.25 VREF + 0.04 V
VIH High level input voltage - VREF + 0.18 - 3.9 V
VIL Low level input voltage - –0.3 - VREF – 0.18 V
VOH High level output voltage IOH = –8 mA, VCCIO = 2.3V VCCIO – 0.62 - - V
VOL Low level output voltage IOL = 8 mA, VCCIO = 2.3V - - 0.54 V
Notes:
1. VREF should track the variations in VCCIO, also peak to peak AC noise on VREF may not exceed ±2% VREF.
2. VTT of transmitting device must track VREF of receiving devices.
Symbol Parameter Test Conditions Min. Typ Max. Units
VCCIO Input source voltage - 3.0 3.3 3.6 V
VREF(1) Input reference voltage - 1.3 1.5 1.7 V
VTT(2) Termination voltage - VREF – 0.05 1.5 VREF + 0.05 V
VIH High level input voltage - VREF + 0.2 - VCCIO + 0.3 V
VIL Low level input voltage - –0.3 - VREF – 0.2 V
VOH High level output voltage IOH = –8 mA, VCCIO = 3V VCCIO – 1.1 - - V
VOL Low level output voltage IOL = 8 mA, VCCIO = 3V - - 0.7 V
Notes:
1. VREF should track the variations in VCCIO, also peak to peak AC noise on VREF may not exceed ±2% VREF.
2. VTT of transmitting device must track VREF of receiving devices.
Symbol Parameter Test Conditions Min. Typ Max. Units
VCCIO Input source voltage 1.4 1.5 1.6 V
VREF(1) Input reference voltage 0.68 0.75 0.90 V
VTT(2) Termination voltage - VCCIO * 0.5 - V
VIH High level input voltage VREF + 0.1 - 1.9 V
Symbol Parameter Test Conditions Min. Max. Units
XC2C384 CoolRunner-II CPLD
6www.xilinx.com DS095 (v3.2) March 8, 2007
Product Specification
R
VIL Low level input voltage –0.3 - VREF – 0.1 V
VOH High level output voltage IOH = –8 mA, VCCIO = 1.4V VCCIO – 0.4 - - V
VOL Low level output voltage IOL = 8 mA, VCCIO = 1.4V - - 0.4 V
Symbol Parameter Test Conditions Min. Typ Max. Units
XC2C384 CoolRunner-II CPLD
DS095 (v3.2) March 8, 2007 www.xilinx.com 7
Product Specification
R
AC Electrical Characteristics Over Recommended Operating Conditions
Symbol Parameter
-7 -10
UnitsMin. Max. Min. Max.
TPD1 Propagation delay single p-term - 7.1 - 9.2 ns
TPD2 Propagation delay OR array - 7.5 - 10.0 ns
TSUD Direct input register set-up time 4.1 - 4.2 - ns
TSU1 Setup time fast (single p-term) 3.2 - 3.3 - ns
TSU2 Setup time (OR array) 3.6 - 4.1 - ns
THD Direct input register hold time 0.0 - 0.0 - ns
THHold time (OR array or p-term) 0.0 - 0.0 - ns
TCO Clock to output - 5.3 - 7.9 ns
FTOGGLE(1) Internal toggle rate - 350 - 166 MHz
FSYSTEM1(2) Maximum system frequency - 217 - 125 MHz
FSYSTEM2(2) Maximum system frequency - 200 - 114 MHz
FEXT1(3) Maximum external frequency - 118 - 89 MHz
FEXT2(3) Maximum external frequency - 112 - 83 MHz
TPSUD Direct input register p-term clock setup time 2.3 - 2.5 - ns
TPSU1 P-term clock setup time (single p-term) 1.4 - 1.9 - ns
TPSU2 P-term clock setup time (OR array) 1.8 - 2.7 - ns
TPHD Direct input register p-term clock hold time 0.9 - 0.4 - ns
TPH P-term clock hold 1.8 - 1.3 - ns
TPCO P-term clock to output - 7.1 - 9.3 ns
TOE/TOD Global OE to output enable/disable - 6.0 - 9.2 ns
TPOE/TPOD P-term OE to output enable/disable - 7.0 - 10.2 ns
TMOE/TMOD Macrocell driven OE to output enable/disable - 8.0 - 12.5 ns
TPAO P-term set/reset to output valid - 7.5 - 11.6 ns
TAO Global set/reset to output valid - 6.0 - 11.5 ns
TSUEC Register clock enable setup time 3.3 - 3.4 - ns
THEC Register clock enable hold time 0.0 - 0.0 - ns
TCW Global clock pulse width High or Low 1.4 - 3.0 - ns
TPCW P-term pulse width High or Low 7.5 - 10.0 - ns
TAPRPW Asynchronous preset/reset pulse width (High or Low) 7.5 - 10.0 - ns
TDGSU Set-up before DataGATE latch assertion 0.0 0.0 ns
TDGH Hold to DataGATE latch assertion 4.0 6.0 ns
TDGR DataGATE recovery to new data 8.5 11.0 ns
TDGW DataGATE low pulse width 3.0 5.0 ns
TCDRSU CDRST setup time before falling edge GCLK2 1.7 2.5 ns
TCDRH CDRST hold time before falling edge GCLK2 0.0 0.0 ns
TCONFIG Configuration time 200 200 μs
Notes:
1. FTOGGLE is the maximum frequency of a T flip-flop can reliably toggle (see CoolRunner-II family data sheet).
2. FSYSTEM1 (1/TCYCLE) is the internal operating frequency for a device with 16-bit Resetable binary counter through one p-term per
macrocell while FSYSTEM2 is through the OR array (one counter per function block)
3. FEXT1(1/TSU1+TCO) is the maximum external frequency using one p-term while FEXT2 is through the OR array
4. Typical configuration current during TCONFIG is 25 mA.
XC2C384 CoolRunner-II CPLD
8www.xilinx.com DS095 (v3.2) March 8, 2007
Product Specification
R
Internal Timing Parameters
Symbol Parameter(1)
-7 -10
UnitsMin. Max. Min. Max.
Buffer Delays
TIN Input buffer delay - 3.1 - 3.8 ns
TDIN Direct data register input delay - 4.5 - 5.5 ns
TGCK Global Clock buffer delay - 2.1 - 3.3 ns
TGSR Global set/reset buffer delay - 2.4 - 4.6 ns
TGTS Global 3-state buffer delay - 2.9 - 3.7 ns
TOUT Output buffer delay - 3.0 - 3.9 ns
TEN Output buffer enable/disable delay - 3.1 - 5.5 ns
P-term Delays
TCT Control term delay - 0.8 - 0.9 ns
TLOGI1 Single P-term delay adder - 0.5 - 0.8 ns
TLOGI2 Multiple P-term delay adder - 0.4 - 0.8 ns
Macrocell Delay
TPDI Input to output valid - 0.5 - 0.7 ns
TSUI Setup before clock 1.7 - 2.0 - ns
THI Hold after clock 0.0 - 0.0 - ns
TECSU Enable clock setup time 1.5 - 2.0 - ns
TECHO Enable clock hold time 0.0 - 0.0 - ns
TCOI Clock to output valid - 0.2 - 0.7 ns
TAOI Set/reset to output valid - 0.6 - 3.0 ns
TCDBL Clock doubler delay - 0 - 0 ns
Feedback Delays
TFFeedback delay - 2.2 - 4.5 ns
TOEM Macrocell to global OE delay - 2.6 - 3.0 ns
I/O Standard Time Adder Delays 1.5V CMOS
THYS15 Hysteresis input adder - 3.0 - 4.0 ns
TOUT15 Output adder - 0.8 - 1.0 ns
TSLEW15 Output slew rate adder - 4.0 - 4.0 ns
I/O Standard Time Adder Delays 1.8V CMOS
THYS18 Hysteresis input adder - 2.0 - 4.0 ns
TOUT18 Output adder - 0.0 - 0.0 ns
TSLEW Output slew rate adder - 2.0 - 4.0 ns
I/O Standard Time Adder Delays 2.5V CMOS
TIN25 Standard input adder - 0.6 - 1.0 ns
THYS25 Hysteresis input adder - 1.5 - 3.0 ns
TOUT25 Output adder - 0.8 - 3.0 ns
TSLEW25 Output slew rate adder - 3.0 - 4.0 ns
XC2C384 CoolRunner-II CPLD
DS095 (v3.2) March 8, 2007 www.xilinx.com 9
Product Specification
R
Switching Characteristics Switching Test Conditions
I/O Standard Time Adder Delays 3.3V CMOS/TTL
TIN33 Standard input adder - 0.5 - 2.0 ns
THYS33 Hysteresis input adder - 1.2 - 3.0 ns
TOUT33 Output adder - 1.2 - 3.0 ns
TSLEW33 Output slew rate adder - 3.0 - 4.0 ns
I/O Standard Time Adder Delays HSTL, SSTL
SSTL2-1 Input adder to TIN, TDIN, TGCK, TGSR,
TGTS
-0.8 -2.5 ns
Output adder to TOUT --0.5 -0.0 ns
SSTL3-1 Input adder to TIN, TDIN, TGCK, TGSR,
TGTS
-0.8 -2.5 ns
Output adder to TOUT --0.50 -0.00 ns
HSTL-1 Input adder to TIN, TDIN, TGCK, TGSR,
TGTS
-1.0 -2.5 ns
Output adder to TOUT -0.0 -0.0 ns
Notes:
1. 1.5 ns input pin signal rise/fall.
Internal Timing Parameters (Continued)
Symbol Parameter(1)
-7 -10
UnitsMin. Max. Min. Max.
Figure 2: Derating Curve for TPD
Number of Outputs Switching
12 4 8 16
4.0
5.0
6.0
V
CC
= V
CCIO
= 1.8V, 25
o
C
T
PD2
(ns)
5.5
4.5
DS095_02_053103
Figure 3: AC Load Circuit
R1
V
CC
CL
R2
Device
Under Test
Output Type
LVTTL33
LVCMOS33
LVCMOS25
LVCMOS18
LVCMOS15
R1
268Ω
275Ω
188Ω
112.5Ω
150Ω
R2
235Ω
275Ω
188Ω
112.5Ω
150Ω
CL
35 pF
35 pF
35 pF
35 pF
35 pF
DS092_03_09230
2
Test Point
Notes:
1. CL includes test fixtures and probe capacitance.
2. 1.5 nsec maximum rise/fall times on inputs.
XC2C384 CoolRunner-II CPLD
10 www.xilinx.com DS095 (v3.2) March 8, 2007
Product Specification
R
Typical I/V Output Curves
The I/V curve illustrates the nominal amount of current that an I/O can source/sink at different voltage levels.
11
Figure 4: Typical I/V Curves for XC2C384
VO (Output Volts) XC384_IV_05070
3
IO (Output Current mA)
00
40
10
50
20
30
60
3.02.52.01.51.0.5 3
.5
3.3V
1.5V
1.8V
2.5V
Iol
Pin Descriptions
Function
Block
Macro-
cell TQ144 PQ208 FT256 FG324
I/O
Bank
11-2B3C32
1 2 - 208 B4 A1 2
1(GSR) 3 143 206 C4 A2 2
1 4 142 205 A2 B3 2
15---C42
16-----
17-----
18-----
19-----
110-----
111-----
1 12 140 203 C5 B4 2
1 13 139 202 A3 C5 2
1 14 - 201 - B5 2
1 15 - 200 E7 A3 2
1 16 - 199 - A4 2
2(GTS2) 1 2 3 D3 D3 2
22-4C3B22
2(GTS3) 3 3 5 E3 B1 2
2446B2C22
2(GTS0) 5 5 7 D4 C1 2
26-----
27-----
28-----
29-----
210-----
211-----
212--A1D22
2 13- 8D2F4 2
214--C2E22
2(GTS1) 15 6 9 E5 E1 2
216710B1F22
Pin Descriptions (Continued)
Function
Block
Macro-
cell TQ144 PQ208 FT256 FG324
I/O
Bank
XC2C384 CoolRunner-II CPLD
DS095 (v3.2) March 8, 2007 www.xilinx.com 11
Product Specification
R
3 1 - 198 A4 D6 2
3 2 - 197 - A5 2
3 3 138 196 C6 C6 2
3 4 137 195 B5 B6 2
3 5 136 194 D6 A6 2
36-----
37-----
38-----
39-----
310-----
311-----
3 12 135 193 A5 D7 2
3 13 - 192 E8 C7 2
314--B6B72
3 15 - 191 C7 A7 2
316134-A6D82
41912E4G42
4210-C1G32
431114E2G22
4 4 12 15 F2 G1 2
45-16E6H42
46-----
47-----
48-----
49-----
410-----
411-----
412-17F3H32
4 13 - 18 D1 H2 2
414-19G4H12
415-20E1J32
416-21G3J22
Pin Descriptions (Continued)
Function
Block
Macro-
cell TQ144 PQ208 FT256 FG324
I/O
Bank
5 1 - - D7 C8 2
5 2 133 - B7 B8 2
5 3 132 - E9 A8 2
54-189A7D92
5 5 - 188 D8 C9 2
56-----
57-----
58-----
59-----
510-----
511-----
512-187B8B92
513131186C8A92
514-185A8D102
515130184E11C102
5 16 129 183 E10 B10 2
61-22G2J12
6 2 13 - F5 K3 2
631423F1K22
6415-G5K12
65--H2L12
66-----
67-----
68-----
69-----
610-----
611-----
612--H4L32
61316-G1L22
61417-H3M12
615--H1M22
6161825H5M32
Pin Descriptions (Continued)
Function
Block
Macro-
cell TQ144 PQ208 FT256 FG324
I/O
Bank
XC2C384 CoolRunner-II CPLD
12 www.xilinx.com DS095 (v3.2) March 8, 2007
Product Specification
R
7(CDRST) 1 35 51 P2 AB2 1
7 2 - 50 N3 AA2 1
7 3 - 49 R1 AA1 1
7 4 34 48 N4 W4 1
7 5 33 47 N2 Y2 1
76-----
77-----
78-----
79-----
710-----
711-----
7(GCK1)123246M3Y1 1
713--P1W21
7143145M4W11
7(GCK0)153044M2V3 1
7 16 - 43 L3 U4 1
81-54P4Y41
8(GCK2) 2 38 55 P5 AB3 1
8 3 - 56 R2 AA4 1
84-57T1Y51
8(DGE) 5 39 58 T2 AA5 1
86-----
87-----
88-----
89-----
810-----
811-----
8 12 - - - AB4 1
8134060N5W61
8 14 41 - - AB5 1
8154261R4Y61
8 16 43 - M5 AA6 1
Pin Descriptions (Continued)
Function
Block
Macro-
cell TQ144 PQ208 FT256 FG324
I/O
Bank
9 1 - 41N1V2 1
9 2 28 40 L4 V1 1
93-39M1U31
94-38L5U21
95-37K4U11
96-----
97-----
98-----
99-----
910-----
911------
9 12 - 36 L2 T4 1
913-35K3T31
9 14 - 34 L1 T2 1
9152632-T11
9 1625- -R41
10 1 44 62 - AB6 1
10 2 45 63 R5 W7 1
10 3 - - - Y7 1
10 4 46 64 R6 AA7 1
10 5 - 65 N6 AB7 1
10 6 - - - - -
10 7 - - - - -
10 8 - - - - -
10 9 - - - - -
10 10 - - - - -
10 11 - - - - -
10 12 - 66 R3 W8 1
10 13 - 67M6Y8 1
10 14 48 69 - AA8 1
10 15 49 70 T3 AB8 1
10 16 50 71 P6 Y9 1
Pin Descriptions (Continued)
Function
Block
Macro-
cell TQ144 PQ208 FT256 FG324
I/O
Bank
XC2C384 CoolRunner-II CPLD
DS095 (v3.2) March 8, 2007 www.xilinx.com 13
Product Specification
R
11 1 24 31 K5 R3 1
11 2 23 - K2 R2 1
11 3 22 30 J4 R1 1
11 4 21 29 K1 P4 1
11 5 20 28 J3 P3 1
11 6 - - - - -
11 7 - - - - -
11 8 - - - - -
11 9 - - - - -
11 10 - - - - -
11 11 - - - - -
11 12 19 27 J2 P2 1
11 13 - - J5 P1 1
11 14 - - J1 N3 1
11 15 - - - N2 1
11 16 - - - N1 1
12 1 51 72 T4 AA9 1
12 2 52 73 P7 AB9 1
12 3 53 74 T5 W10 1
12 4 - 75 N7 Y10 1
12 5 54 76 R7 AA10 1
12 6 - - - - -
12 7 - - - - -
12 8 - - - - -
12 9 - - - - -
12 10 - - - - -
12 11 - - - - -
12 12 - 77 M7 AB10 1
12 13 - - - AB11 1
12 14 - - - W11 1
12 15 - - - AA11 1
12 16 - 78 T6 Y11 1
Pin Descriptions (Continued)
Function
Block
Macro-
cell TQ144 PQ208 FT256 FG324
I/O
Bank
13 1 - - B16 C21 4
13 2 - - G11 C20 4
13 3 112 160 C14 B22 4
13 4 113 161 B15 B21 4
13 5 - - A16 A22 4
13 6 - - - - -
13 7 - - - - -
13 8 - - - - -
13 9 - - - - -
13 10 - - - - -
13 11 - - - - -
13 12 114 162 B13 A21 4
13 13 115 163 B14 B20 4
13 14 - - C13 C19 4
13 15 - - A15 B19 4
13 16 - 164 C12 C18 4
14 1 111 159 D14 D19 4
14 2 110 158 C15 D20 4
14 3 107 155 G12 C22 4
14 4 106 154 D15 D21 4
14 5 105 153 E14 D22 4
14 6 - - - - -
14 7 - - - - -
14 8 - - - - -
14 9 - - - - -
14 10 - - - - -
14 11 - - - - -
14 12 - - C16 E20 4
14 13 104 152 F14 F19 4
14 14 - 151 D16 E21 4
14 15 - - F13 E22 4
14 16 - 150 E15 F20 4
Pin Descriptions (Continued)
Function
Block
Macro-
cell TQ144 PQ208 FT256 FG324
I/O
Bank
XC2C384 CoolRunner-II CPLD
14 www.xilinx.com DS095 (v3.2) March 8, 2007
Product Specification
R
15 1 - - B12 B18 4
15 2 116 165 D13 A19 4
15 3 - 166 A14 D17 4
15 4 - - E13 A18 4
15 5 117 167 A13 C17 4
15 6 - - - - -
15 7 - - - - -
15 8 - - - - -
15 9 - - - - -
15 10 - - - - -
15 11 - - - - -
15 12 - 168 C11 B17 4
15 13 118 169 A12 D16 4
15 14 - - B11 C16 4
15 15 119 170 D11 B16 4
15 16 120 171 A11 D15 4
16 1 103 149 G13 F21 4
16 2 - 148 F15 F22 4
16 3 102 147 G14 G19 4
16 4 - 146 E16 G20 4
16 5 - - H12 G21 4
16 6 - - - - -
16 7 - - - - -
16 8 - - - - -
16 9 - - - - -
16 10 - - - - -
16 11 - - - - -
16 12 - 145 F16 G22 4
16 13 - - H16 H19 4
16 14 101 144 - H21 4
16 15 - - - H22 4
16 16 100 143 - J19 4
Pin Descriptions (Continued)
Function
Block
Macro-
cell TQ144 PQ208 FT256 FG324
I/O
Bank
17 1 - 173 D10 C15 4
17 2 121 174 B10 B15 4
17 3 - 175 E12 D14 4
17 4 - - - B14 4
17 5 - - F12 C13 4
17 6 - - - - -
17 7 - - - - -
17 8 - - - - -
17 9 - - - - -
17 10 - - - - -
17 11 - - - - -
17 12 124 178 B9 A13 4
17 13 125 179 C9 D12 4
17 14 126 180 C10 C12 4
17 15 - - A9 B11 4
17 16 128 182 D9 A10 4
18 1 - - G15 J20 4
18 2 - 142 - J21 4
18 3 98 140 - J22 4
18 4 97 139 H13 K19 4
18 5 96 138 G16 K20 4
18 6 - - - - -
18 7 - - - - -
18 8 - - - - -
18 9 - - - - -
18 10 - - - - -
18 11 - - - - -
18 12 95 137 H14 K21 4
18 13 94 136 H15 K22 4
18 14 - 135 J12 L19 4
18 15 - 134 K12 L20 4
18 16 - - J16 L21 4
Pin Descriptions (Continued)
Function
Block
Macro-
cell TQ144 PQ208 FT256 FG324
I/O
Bank
XC2C384 CoolRunner-II CPLD
DS095 (v3.2) March 8, 2007 www.xilinx.com 15
Product Specification
R
19 1 - 103 P13 AA22 3
19 2 - - P14 Y20 3
19 3 74 106 P15 Y21 3
19 4 75 107 R15 W20 3
19 5 76 108 T16 W21 3
19 6 - - - - -
19 7 - - - - -
19 8 - - - - -
19 9 - - - - -
19 10 - - - - -
19 11 - - - - -
19 12 77 109 N14 Y22 3
19 13 78 110 R16 W22 3
19 14 79 111 N15 V20 3
19 15 - 112 M15 V21 3
19 16 - 113 M13 U19 3
20 1 71 102 R13 AB22 3
20 2 70 101 N13 AA21 3
20 3 69 100 R14 AB21 3
20 4 68 99 T15 W19 3
20 5 66 97 R12 AA20 3
20 6 - - - - -
20 7 - - - - -
20 8 - - - - -
20 9 - - - - -
20 10 - - - - -
20 11 - - - - -
20 12 - - T14 Y18 3
20 13 64 95 N11 AA19 3
20 14 - - P11 Y17 3
20 15 - - M11 AA18 3
20 16 - - T13 AB18 3
Pin Descriptions (Continued)
Function
Block
Macro-
cell TQ144 PQ208 FT256 FG324
I/O
Bank
21 1 80 114 P16 V22 3
21 2 - 115 N16 U20 3
21 3 81 116 L14 U21 3
21 4 - 117 M14 U22 3
21 5 - 118 L15 T19 3
21 6 - - - - -
21 7 - - - - -
21 8 - - - - -
21 9 - - - - -
21 10 - - - - -
21 11 - - - - -
21 12 82 119 L13 T20 3
21 13 - 120 M12 T21 3
21 14 - 121 M16 T22 3
21 15 83 122 K14 R21 3
21 16 - 123 - R22 3
22 1 - - N10 AA17 3
22 2 61 91 T12 AB17 3
22 3 - 90 P10 Y16 3
22 4 - 89 T11 AA16 3
22 5 - - R10 AB16 3
22 6 - - - - -
22 7 - - - - -
22 8 - - - - -
22 9 - - - - -
22 10 - - - - -
22 11 - - - - -
22 12 60 88 M10 W15 3
22 13 - 87 T10 Y15 3
22 14 59 86 M9 AA15 3
22 15 - 85 R9 AB15 3
22 16 - - P9 W14 3
Pin Descriptions (Continued)
Function
Block
Macro-
cell TQ144 PQ208 FT256 FG324
I/O
Bank
XC2C384 CoolRunner-II CPLD
16 www.xilinx.com DS095 (v3.2) March 8, 2007
Product Specification
R
23 1 - - L16 P20 3
23 2 - 125 K15 P21 3
23 3 85 126 L12 N19 3
23 4 86 127 - N21 3
23 5 87 - K16 N22 3
23 6 - - - - -
23 7 - - - - -
23 8 - - - - -
23 9 - - - - -
23 10 - - - - -
23 11 - - - - -
23 12 88 128 J14 M22 3
23 13 91 - J15 M19 3
23 14 92 131 J13 M20 3
23 15 - - - M21 3
23 16 - - - L22 3
Pin Descriptions (Continued)
Function
Block
Macro-
cell TQ144 PQ208 FT256 FG324
I/O
Bank
24 1 - - N9 Y14 3
24 2 58 84 T9 AA14 3
24 3 - - - AB14 3
24 4 - 83 - Y13 3
24 5 - 82 M8 AA13 3
24 6 - - - - -
24 7 - - - - -
24 8 - - - - -
24 9 - - - - -
24 10 - - - - -
24 11 - - - - -
24 12 57 - T8 AB13 3
24 13 - - P8 W12 3
24 14 56 80 R8 Y12 3
24 15 - - T7 AA12 3
24 16 - - N8 AB12 3
Notes:
1. GTS = global output enable, GSR = global reset/set, GCK =
global clock, CDRST = clock divide reset, DGE = DataGATE
enable.
2. GCK, GSR, and GTS pins can also be used for general
purpose I/O.
Pin Descriptions (Continued)
Function
Block
Macro-
cell TQ144 PQ208 FT256 FG324
I/O
Bank
XC2C384 JTAG, Power/Ground, No Connect Pins and Total User I/O
Pin Type TQ144 PQ208 FT256 FG324
TCK 67 98 P12 Y19
TDI 63 94 R11 AB19
TDO 122 176 A10 C14
TMS 65 96 N12 AB20
VCCAUX (JTAG supply
voltage)
811 F4 F1
Power internal (VCC) 1, 37, 84 1, 53, 124 P3, K13, D12, D5 AA3, N20, A20, D4, E3
Power Bank 1 I/O (VCCIO1) 27, 55 33, 59, 79 J6, K6, L7, L8 M9, N9, P10, P11
Power Bank 2 I/O (VCCIO2) 141 26, 204 F7, F8, G6, H6 J10, J11, K9, L9
Power Bank 3 I/O (VCCIO3) 73, 93 92, 105, 132 J11, K11, L10, L9 M14, N14, P12, P13
Power Bank 4 I/O (VCCIO4) 109, 127 133, 157, 172,
181
F10, F9, H11 J12, J13, K14, L14
XC2C384 CoolRunner-II CPLD
DS095 (v3.2) March 8, 2007 www.xilinx.com 17
Product Specification
R
Ground 29, 36, 47,
62, 72, 89,
90, 99, 108,
123, 144
13, 24, 42, 52,
68, 81, 93, 104,
129, 130, 141,
156, 177, 190,
207
F11, F6, G10, G7, G8,
G9, H10, H7, H8, H9,
J10, J7, J8, J9, K10,
K7, K8, K9, L11, L6
D5, D18, E4, E19, J9, J14,
K10, K11, K12, K13, L10, L11,
L12, L13, M10, M11, M12,
M13, N10, N11, N12, N13, P9,
P14, V4, V19, W5, W18
No connects - - A11,A12,A14,A15,A16,A17,B
12,B13,C11,D1,D11,D13,F3,H
20,J4,K4,L4,M4,N4,P19,P22,
R19,R20,W3,W9,W13,W16,W
17,Y3,AB1
Total user I/O (includes dual
function pins)
118 173 212 240
XC2C384 JTAG, Power/Ground, No Connect Pins and Total User I/O (Continued)
Pin Type TQ144 PQ208 FT256 FG324
XC2C384 CoolRunner-II CPLD
18 www.xilinx.com DS095 (v3.2) March 8, 2007
Product Specification
R
Ordering Information
Part Number
Pin/Ball
Spacing
θJA
(C/Watt)
θJC
(C/Watt) Package Type
Package Body
Dimensions I/O
Comm.
(C)
Ind. (I)(1)
XC2C384-7TQ144C 0.5mm 34.1 6.5 Thin Quad Flat Pack 20mm x 20mm 118 C
XC2C384-10TQ144C 0.5mm 34.1 6.5 Thin Quad Flat Pack 20mm x 20mm 118 C
XC2C384-7PQ208C 0.5mm 36.1 8.4 Plastic Quad Flat Pack 28mm x 28mm 173 C
XC2C384-10PQ208C 0.5mm 36.1 8.4 Plastic Quad Flat Pack 28mm x 28mm 173 C
XC2C384-7FT256C 1.0mm 33.5 5.5 Fine Pitch Thin BGA 17mm x 17mm 212 C
XC2C384-10FT256C 1.0mm 33.5 5.5 Fine Pitch Thin BGA 17mm x 17mm 212 C
XC2C384-7FG324C 1.0mm 39.3 5.3 Fine Pitch BGA 23mm x 23mm 240 C
XC2C384-10FG324C 1.0mm 39.3 5.3 Fine Pitch BGA 23mm x 23mm 240 C
XC2C384-7TQG144C 0.5mm 34.1 6.5 Thin Quad Flat Pack;
Pb-free
20mm x 20mm 118 C
XC2C384-10TQG144C 0.5mm 34.1 6.5 Thin Quad Flat Pack;
Pb-free
20mm x 20mm 118 C
XC2C384-7PQG208C 0.5mm 36.1 8.4 Plastic Quad Flat Pack;
Pb-free
28mm x 28mm 173 C
XC2C384-10PQG208C 0.5mm 36.1 8.4 Plastic Quad Flat Pack;
Pb-free
28mm x 28mm 173 C
XC2C384-7FTG256C 1.0mm 33.5 5.5 Fine Pitch Thin BGA;
Pb-free
17mm x 17mm 212 C
XC2C384-10FTG256C 1.0mm 33.5 5.5 Fine Pitch Thin BGA;
Pb-free
17mm x 17mm 212 C
XC2C384-7FGG324C 1.0mm 39.3 5.3 Fine Pitch BGA; Pb-free 23mm x 23mm 240 C
XC2C384-10FGG324C 1.0mm 39.3 5.3 Fine Pitch BGA; Pb-free 23mm x 23mm 240 C
XC2C384-10TQ144I 0.5mm 34.1 6.5 Plastic Quad Flat Pack 20mm x 20mm 118 I
XC2C384-10PQ208I 0.5mm 36.1 8.4 Plastic Quad Flat Pack 28mm x 28mm 173 I
XC2C384-10FT256I 1.0mm 33.5 5.5 Fine Pitch Thin BGA 17mm x 17mm 212 I
XC2C384-10FG324I 1.0mm 39.3 5.3 Fine Pitch BGA 23mm x 23mm 240 I
XC2C384-10TQG144I 0.5mm 34.1 6.5 Plastic Quad Flat Pack;
Pb-free
20mm x 20mm 118 I
XC2C384-10PQG208I 0.5mm 36.1 8.4 Plastic Quad Flat Pack;
Pb-free
28mm x 28mm 173 I
XC2C384-10FTG256I 1.0mm 33.5 5.5 Fine Pitch Thin BGA;
Pb-free
17mm x 17mm 212 I
XC2C384-10FGG324I 1.0mm 39.3 5.3 Fine Pitch BGA; Pb-free 23mm x 23mm 240 I
Notes:
1. C = Commercial (TA = 0°C to +70°C); I = Industrial (TA = –40°C to +85°C)..
Standard Example: XC2C128
Device
Speed Grade
Package Type
Number of Pins
Temperature Range
-7 TQ C144 Pb-Free Example:
XC2C128 TQ G 144 C
Device
Speed Grade
Package Type
Pb-Free
Number of Pins
-7
Temperature Range
XC2C384 CoolRunner-II CPLD
DS095 (v3.2) March 8, 2007 www.xilinx.com 19
Product Specification
R
Device Part Marking
Figure 5: Sample Package with Part Marking
XC2Cxxx
TQ144
7C
Device Type
Package
Speed
Operating Range
This line not
related to device
part number
Part marking for non-chip scale package
R
XC2C384 CoolRunner-II CPLD
20 www.xilinx.com DS095 (v3.2) March 8, 2007
Product Specification
R
Figure 6: TQ144 Thin Quad Flat Pack
V
CC
I/O(1)
I/O(1)
I/O
I/O(1)
I/O(1)
I/O
VAUX
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
VCCIO1
I/O
GND
I/O(2)
I/O
I/O(2)
I/O
I/O
I/O(4)
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
TQ144
Top View
V
CC
I/O
(2)
I/O
(5)
I/O
I/O
I/O
I/O
I/O
I/O
I/O
GND
I/O
I/O
I/O
I/O
I/O
I/O
I/O
V
CCIO1
I/O
I/O
I/O
I/O
I/O
I/O
GND
TDI
I/O
TMS
I/O
TCK
I/O
I/O
I/O
I/O
GND
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
144
143
142
141
140
139
138
137
136
135
134
133
132
131
130
129
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
GND
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
GND
I/O
I/O
I/O
I/O
I/O
VCCIO3
I/O
I/O
GND
GND
I/O
I/O
I/O
I/O
VCC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
VCCIO3
GND
I/O
(3)
I/O
V
CCIO2
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
V
CCIO4
I/O
I/O
I/O
GND
TDO
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
V
CCIO4
(1) - Global Output Enable
(2) - Global Clock
(3) - Global Set/Reset
(4) - Clock Divide Reset
(5) - DataGATE Enable
XC2C384 CoolRunner-II CPLD
DS095 (v3.2) March 8, 2007 www.xilinx.com 21
Product Specification
R
Figure 7: PQ208 Plastic Quad Flat Package
VCC
I/O
I/O(1)
I/O
I/O(1)
I/O
I/O(1)
I/O
I/O(1)
I/O
VAUX
I/O
GND
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
GND
I/O
VCCIO2
I/O
I/O
I/O
I/O
I/O
I/O
VCCIO1
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
GND
I/O
I/O(2)
I/O
I/O(2)
I/O
I/O
I/O
I/O
I/O(4)
GND
PQ208
Top View
VCC
I/O
I/O(2)
I/O
I/O
I/O(5)
VCCIO1
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
GND
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
VCCIO1
I/O
GND
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
VCCIO3
GND
TDI
I/O
TMS
I/O
TCK
I/O
I/O
I/O
I/O
I/O
GND
(1) - Global Output Enable
(2) - Global Clock
(3) - Global Set/Reset
(4) - Clock Divide Reset
(5) - DataGATE Enable
GND
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
GND
I/O
I/O
I/O
I/O
I/O
I/O
I/O
VCCIO4
VCCIO3
I/O
GND
GND
I/O
I/O
I/O
I/O
VCC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
VCCIO3
I/O
GND
I/O(3)
I/O
VCCIO2
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
GND
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
VCCIO4
I/O
I/O
I/O
GND
TDO
I/O
I/O
I/O
VCCIO4
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
VCCIO4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
156
155
154
153
152
151
150
149
148
147
146
145
144
143
142
141
140
139
138
137
136
135
134
133
132
131
130
129
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
208
207
206
205
204
203
202
201
200
199
198
197
196
195
194
193
192
191
190
189
188
187
186
185
184
183
182
181
180
179
178
177
176
175
174
173
172
171
170
169
168
167
166
165
164
163
162
161
160
159
158
157
XC2C384 CoolRunner-II CPLD
22 www.xilinx.com DS095 (v3.2) March 8, 2007
Product Specification
R
Figure 8: FT256 Fine Pitch Thin BGA
FT256 Bottom View
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
I/O TDO I/O
I/OI/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
I/O
I/O I/O I/O
I/OI/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
I/O
I/O I/O I/O(3)
I/OI/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
I/O
I/O I/O I/O(1)
I/OI/O VCC I/O I/O I/O I/O I/O VCC I/O(1) I/O I/O
I/O
I/O I/O I/O
I/OI/O I/O I/O I/O I/O I/O I/O I/O(1) I/O(1) I/O I/O
I/O
I/O VCCIO4 VAUX
I/OI/O I/O GND VCCIO4 VCCIO2 VCCIO2 GND I/O I/O I/O I/O
I/O
I/O GND I/O
I/OI/O I/O I/O GND GND GND VCCIO2 I/O I/O I/O I/O
I/O
I/O GND I/O
I/OI/O I/O VCCIO4 GND GND GND VCCIO2 I/O I/O I/O I/O
I/O
I/O GND I/O
I/OI/O I/O VCCIO3 GND GND GND VCCIO1 I/O I/O I/O I/O
I/O
I/O GND I/O
VCCI/O I/O VCCIO3 GND GND GND VCCIO1 I/O I/O I/O I/O
I/O
I/O VCCIO3 I/O
I/OI/O I/O GND VCCIO3 VCCIO1 VCCIO1 GND I/O I/O I/O I/O
I/O
I/O I/O I/O
I/OI/O I/O I/O I/O I/O I/O I/O I/O I/O(2) I/O(2) I/O
I/O
I/O I/O I/O
I/OI/O TMS I/O I/O I/O I/O I/O I/O I/O I/O I/O
I/O
I/O I/O I/O
I/OI/O TCK I/O I/O I/O I/O I/O I/O(2) VCC I/O(4) I/O
I/O
I/O I/O I/O
I/OI/O I/O TDI I/O I/O I/O I/O I/O I/O I/O I/O
I/O
I/O I/O I/O
I/OI/O I/O I/O I/O I/O I/O I/O I/O I/O I/O(5) I/O
I/O
(1) - Global Output Enable
(2) - Global Clock
(3) - Global Set/Reset
(4) - Clock Divide Reset
(5) - DataGATE Enable
XC2C384 CoolRunner-II CPLD
DS095 (v3.2) March 8, 2007 www.xilinx.com 23
Product Specification
R
Figure 9: FG324 Fine Pitch BGA
FG324 Bottom View
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
Y
AA
AB
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
I/O NC I/O
I/OVCC I/O NC NC NC I/O NC NC I/O I/O I/O
I/O
I/O I/O I/O
I/OI/O I/O I/O I/O I/O NC NC I/O I/O I/O I/O
I/O
I/O I/O I/O
I/OI/O I/O I/O I/O TDO I/O I/O NC I/O I/O I/O
I/O
I/O I/O I/O
I/OI/O GND I/O I/O I/O NC I/O NC I/O I/O I/O
I/O
I/O GNDI/O
I/O
I/O I/OI/O
I/O
I/O I/OI/O
I/O
I/O I/ONC
I/O
I/O VCCIO2
I/OI/O GND VCCIO4 VCCIO4 VCCIO2 GND
I/O
I/O GND
I/OI/O VCCIO4 GND GND GND VCCIO2
I/O
I/O GND
I/OI/O VCCIO4 GND GND GND VCCIO2
I/O
I/O GND
I/OI/O VCCIO3 GND GND GND VCCIO1
I/O
I/O GND
I/OVCC VCCIO3 GND GND GND VCCIO1
I/O
NC VCCIO1
NCI/O GND VCCIO3 VCCIO3 VCCIO1 GND
I/O
I/O NCNC
I/O
I/O I/OI/O
I/O
(1) - Global Output Enable
(2) - Global Clock
(3) - Global Set/Reset
(4) - Clock Divide Reset
(5) - DataGATE Enable
GND VCC I/O I/O(1)
I/O NC I/O VAUX
I/O I/O I/O I/O
I/O I/O I/O I/O
NC I/O I/O I/O
NC I/O I/O I/O
NC I/O I/O I/O
NC I/O I/O I/O
NC I/O I/O I/O
I/O I/O I/O I/O
I/O I/O I/O I/O
I/O I/O I/O I/O
I/O I/OI/O
I/O I/O I/O I/O I/O
I/O GNDI/O
I/O GND I/O(2) I/O I/O
I/O NC I/O
I/OI/O GND NC I/O I/O NC I/O I/O NC I/O I/O
I/O I/O
I/O GND NC I/O I/O
I/O I/O I/O
TCKI/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
I/O I/O
I/O I/O NC I/O I/O(2)
I/O I/O I/O
I/OI/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
I/O I/O
I/O I/O(5) VCC I/O I/O
I/O I/O I/O
TDITMS I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
I/O I/O
I/O I/O I/O(2) I/O(4) NC
VCC
I/O GND I/O(1) I/O NC
I/O
I/O I/O I/O I/O I/O(1)
I/O
I/O I/O I/O I/O I/O(1)
I/O
I/O I/O I/O I/O(3) I/O
XC2C384 CoolRunner-II CPLD
24 www.xilinx.com DS095 (v3.2) March 8, 2007
Product Specification
R
Warranty Disclaimer
THESE PRODUCTS ARE SUBJECT TO THE TERMS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED
AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF THE
PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE
THEN-CURRENT XILINX DATA SHEET FOR THE PRODUCTS. PRODUCTS ARE NOT DESIGNED TO BE FAIL-SAFE
AND ARE NOT WARRANTED FOR USE IN APPLICATIONS THAT POSE A RISK OF PHYSICAL HARM OR LOSS OF
LIFE. USE OF PRODUCTS IN SUCH APPLICATIONS IS FULLY AT THE RISK OF CUSTOMER SUBJECT TO
APPLICABLE LAWS AND REGULATIONS.
Additional Information
Additional information is available for the following CoolRunner-II topics:
• XAPP784: Bulletproof CPLD Design Practices
• XAPP375: Timing Model
• XAPP376: Logic Engine
• XAPP378: Advanced Features
• XAPP382: I/O Characteristics
• XAPP389: Powering CoolRunner-II
• XAPP399: Assigning VREF Pins
To access these and all application notes with their associ-
ated reference designs, click the following link and scroll
down the page until you find the document you want:
CoolRunner-II Data Sheets and Application Notes
Device Packages
Revision History
The following table shows the revision history for this document.
Date Version Revision
5/31/02 1.0 Initial Xilinx release
9/23/02 1.1 Updated FT256 and TQ144 pinouts
4/16/03 1.2 Updated FG324 package, updated No Connect pins
5/30/03 2.0 Added -6, -10 characterization data
11/7/03 2.1 Corrected typo on page 1. 324-ball FG BGA package has ball pitch of 1.0mm
1/26/04 2.2 Added links to Application notes and Data sheets
5/7/04 2.3 Corrected error in package dimensions of XC2C384-10TQ144I
8/03/04 2.4 Pb-free documentation
10/01/04 2.5 Add Asynchronous Preset/Reset Pulse Width specification to AC Electrical Characteristics
01/30/05 2.6 Change to ICCSB MAX for Industrial devices
03/07/05 2.7 Deleted -6 speed grade. Modifications to Table 1, IOSTANDARDs
2/06/06 2.8 Change to TSUI for -7 speed grade. Previous value was typographical error
03/20/06 2.9 Add Warranty Disclaimer. Add note to Pin Descriptions that GCK, GSR, and GTS pins can also
be used for general purpose I/O
XC2C384 CoolRunner-II CPLD
DS095 (v3.2) March 8, 2007 www.xilinx.com 25
Product Specification
R
07/14/06 3.0 Move to Product Specification. Changes to - 7 speed grade: TSUD, TSU1, TSU2, TCO, TPCO,
TF
, FEXT1, TGCK, TECSU, TCOI, TSUEC, TCW and FEXT2. Changes to -10 speed grade: TSUD,
TSU1, TSU2, TPSUD, FSYSTEM1, FSYSTEM2, FEXT
, and FEXT2.Change to Test Conditions for
VOH and VOL on HSTL1 DC Voltage Specifications, page 5 (VCCIO goes to 1.4V from 1.7V).
02/15/07 3.1 Corrections to timing parameters tOEM for -6 speed grade, and to tDIN, tSUI, tECSU, tPSU1,
tPSU2, tPHD,and tSUEC for the -7 speed grade. Values now match the software. There were
no changes to silicon or characterization. Change to VIH specification for 2.5V and 1.8V
LVCMOS.
03/08/07 3.2 Fixed typo in note for VIL for LVCMOS18; removed note for VIL for LVCMOS33.
Date Version Revision
XC2C384 CoolRunner-II CPLD
26 www.xilinx.com DS095 (v3.2) March 8, 2007
Product Specification
R