ASIX ELECTRONICS CORPORATION Released Date: 4/16/2004
2F, NO.13, Industry East Rd. II, Science-based Industrial Park, Hsin-Chu City, Taiwan, R.O.C.
TEL: 886-3-579-9500 FAX: 886-3-579-9558 http://www.asix.com.tw
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
Features
• Single chip USB to 10/100/1000 Gigabit Ethernet
and HomePNA and HomePlug Network Controller
• USB specification 1.0 and 1.1 and 2.0 compliant
• Supports USB Full and High Speed modes with
Bus power capability
• Supports 4 endpoints on USB interface
• High performance packet transfer rate over USB
bus using proprietary burst transfer mechanism
(submitted for US patent application)
• IEEE 802.3, 802.3u, and 802.3ab (10BASE-T,
100BASE-TX, and 1000BASE-T) compatible
• Embedded 20KB SRAM for RX packet buffering
and 20KB SRAM for TX packet buffering
• Supports both full-duplex and half-duplex
operation in Fast Ethernet
• Provides MII/GMII/RGMII interfaces for Ethernet
PHY interface and MII interface for HomePNA/
HomePlug PHY interface
• Supports Jumbo packet of up to 9KB
• Supports Suspend mode and Remote Wakeup via
Link-up, Magic packet, or external pin
• Optional PHY power down during Suspend mode
• Supports 256/512 bytes (93c56/93c66) of serial
EEPROM (for storing USB Descriptors)
• Supports automatic loading of Ethernet ID, USB
Descriptors and Adapter Configuration from
EEPROM after power-on initializatio n
• External PHY loop-back diagnostic capability
• Integrates on-chip 3.3V to 2.5V voltage regulator
and requires only single power supply: 3.3V
• Small form factor with 128-pin LQFP package
• 12MHz clock input from either crystal or oscillator
source
*IEEE is a registered trademark of the Institute of Electrical and
Electronic Engineers, Inc.
*All other trademarks and registered trademark are the property of their
respective holders.
Product Description
The AX88178 USB to 10/100/1000 Gigabit Ethernet/HomePNA/HomePlug controller is a high performance and highly
integrated ASIC with embedded 40KB SRAM for packet buffering. It enables low cost and affordable Gigabit Ethernet
network connection to desktop and notebook PC using popular USB ports that are built-in to many PC today. It has an
USB interface to communicate with USB host controller and is com pliant with USB specification V1.0, V1.1 and V2.0. It
implements 10/100/1000Mbps Ethernet LAN function based on IEEE802.3, IEEE802.3u, IEEE802.3ab standards or
HomePNA standard. It supports media-i ndependent interface (MII) to simplify the design on implem enting Fast Ethernet
and HomePNA functions. It also provides gigabit media-independent (GMII) and reduced gigabit media-independent
(RGMII) interface for interfacing with Gigabit Ethernet PHY.
System Block Diagram
Always contact ASIX for possible updates before starting a design.
This data sheet contains new products information. ASIX ELECTRONICS reserves the rights to modify product specification without notice. No
liability is assumed as a result of the use of this product. No rights under any patent accompany the sale of the product.
AX88178
10/100/1000 Gigabit Ethernet PHY
Ma
g
netic
R
J
45
USB I/F
EEPROM
1/10 Mbps Home LAN PHY
Ma
g
netic
R
J
11
Document No: AX88178-02/4/20/2004
ASIX ELECTRONICS CORPORATION
2
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
Table of Contents
1.0 INTRODUCTION .....................................................................................................3
2.0 SIGNAL DESCRIPTION..........................................................................................5
3.0 FUNCTION DESCRIPTION.....................................................................................8
4.0 SERIAL EEPROM MEMORY MAP.........................................................................9
5.0 USB CONFIGURATION STRUCTURE.................................................................13
6.0 USB COMMANDS.................................................................................................14
7.0 ELECTRICAL SPECIFICATIONS.........................................................................25
8.0 PACKAGE INFORMATION...................................................................................32
9.0 ORDERING INFORMATION .................................................................................33
APPENDIX A: SYSTEM APPLICATIONS ........................................................................33
REVISION HISTORY.........................................................................................................35
List of Figures
FIGURE 1: AX88178 BLOCK DIAGRAM ................................................................................................3
FIGURE 2: AX88178 PINOUT DIAGRAM................................................................................................4
FIGURE 3: MULTICAST FILTER EXAMPLE............................................................................................20
List of Tables
TABLE 1: PINOUT DESCRIPTON.............................................................................................................5
TABLE 2: SERIAL EEPROM MEMORY MAP .........................................................................................9
TABLE 3: USB STANDARD COMMAND REGISTER MAP.......................................................................14
TABLE 4: USB VENDOR COMMAND REGISTER MAP ..........................................................................15
TABLE 5: REMOTE WAKEUP TRUTH TABLE........................................................................................24
ASIX ELECTRONICS CORPORATION
3
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
1.0 Introduction
1.1 General Description
The AX88178 USB to 10/100/1000 Gigabit Ethernet/HomePNA/HomePlug controller is a high performance and highly
integrated ASIC with embedded 40KB SRAM for packet buffering. It enables low cost and affordable Gigabit Ethernet
network connection to desktop and notebook PC using popular USB ports that are built-in to many PC today. It has an
USB interface to communicate with USB host controller and is com pliant with USB specification V1.0, V1.1 and V2.0. It
implements 10/100/1000Mbps Ethernet LAN function based on IEEE802.3, IEEE802.3u, IEEE802.3ab standards or
HomePNA standard. It supports media-i ndependent interface (MII) to simplify the design on implem enting Fast Ethernet
and HomePNA functions. It also provides gigabit media-independent (GMII) and reduced gigabit media-independent
(RGMII) interface for interfacing with Gigabit Ethernet PHY.
The AX88178 needs 12MHz clock for USB operation and 125M Hz clock for Gigabit Et hernet operati on. It is in 128-pin
LQFP low profile package with CMOS process and requires only single 3.3V power supply to operate.
1.2 AX88178 Block Diagram
Figure 1: AX88178 Block Diagram
GPIO2~0
Gigabit
MAC
Core
Memory Arbiter
USB to
Ethernet
Bridge
USB Core and Interface
STA
SEEPROM
Loader I/F
DP/DM
DPRS/DMRS
MII/GMII/RGMII
I/F
MDC
MDIO
EECS
EECK
EEDI
EEDO
40KB
SRAM
General
Pur
p
ose I/O
ASIX ELECTRONICS CORPORATION
4
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
1.3 AX88178 Pinout Diagram
The AX88178 is housed in the 128-pin LQFP package.
Figure 2: AX88178 Pinout Diagram
INT_REGULATOR_EN
12345678910111213141516 33
34
35
36
37
38
39
40
41
42
43
ASIX
AX88178
17 18 19 20
44
45
46
47
21 22 23 24 25
48
49
50
51
52
53
54
55
56
57
26 27 28 29 30 31 32
58
110
109
108
107
106
103
104
105
117
116
115
114
111
112
113
124
123
122
121
118
119
120
128
125
126
127
59
60
61
62
63
64
96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65
102
101
98
99
100
97
DMRS
GND
VDDK
VBUS
TESTSPEEDUP
NC
FORCEFS_N
EXTWAKEUP_N
GNDAH
VDD3
SCAN_TEST
SCAN_ENABLE
CLK60EXT
CLKSEL
VDDK
GND
EECK
EECS
EEDI
EEDO
VDD3
V25
AGND
AVDD3
TX_CLK
TX_EN
GTX_CLK
TXC
TX_ER
TXD0
TXD1
TXD2
TXD3
TXD4
TXD5
TXD6
TXD7
GND
AVDDK
XIN125M
RGMII_EN
AGND
VDD3
GND
VDD2
AGND
AVDDK
DB
AVDDK
AGND
NC
NC
AGND
NC
NC
NC
NC
VDDK
NC
NC
GND
VDD2
VDD2
RX_CLK
RX_DV
RX_ER
RXD0
RXD1
RXD2
RXD3
RXD4
RXD5
RXD6
RXD7
CRS
COL
GND
MDINT
MDC
MDIO
GPIO0
GPIO1
GPIO2
GND
VDD3
PHYRST_N
NC
NC
NC
NC
NC
USB_SPEED_LED
LED
GND
VDDK
DP
DM
GND
GND
VDDK
RESET_N
VDDAH
GND
GND
XIN12M
XOUT12M
AVDD3
AGND
RREF
AGND
RPU
DPRS
AVDD3
GND
VDD3
NC
NC
AVDDK
AGND
AGND
AVDDK
AVDDK
AGND
NC
NC
NC
HS_TEST_MODE
INT_REGULATOR_EN
12345678910111213141516 33
34
35
36
37
38
39
40
41
42
43
ASIX
AX88178
17 18 19 20
44
45
46
47
21 22 23 24 25
48
49
50
51
52
53
54
55
56
57
26 27 28 29 30 31 32
58
110
109
108
107
106
103
104
105
117
116
115
114
111
112
113
124
123
122
121
118
119
120
128
125
126
127
59
60
61
62
63
64
96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65
102
101
98
99
100
97
DMRS
GND
VDDK
VBUS
TESTSPEEDUP
NC
FORCEFS_N
EXTWAKEUP_N
GNDAH
VDD3
SCAN_TEST
SCAN_ENABLE
CLK60EXT
CLKSEL
VDDK
GND
EECK
EECS
EEDI
EEDO
VDD3
V25
AGND
AVDD3
TX_CLK
TX_EN
GTX_CLK
TXC
TX_ER
TXD0
TXD1
TXD2
TXD3
TXD4
TXD5
TXD6
TXD7
GND
AVDDK
XIN125M
RGMII_EN
AGND
VDD3
GND
VDD2
AGND
AVDDK
DB
AVDDK
AGND
NC
NC
AGND
NC
NC
NC
NC
VDDK
NC
NC
GND
VDD2
VDD2
RX_CLK
RX_DV
RX_ER
RXD0
RXD1
RXD2
RXD3
RXD4
RXD5
RXD6
RXD7
CRS
COL
GND
MDINT
MDC
MDIO
GPIO0
GPIO1
GPIO2
GND
VDD3
PHYRST_N
NC
NC
NC
NC
NC
USB_SPEED_LED
LED
GND
VDDK
DP
DM
GND
GND
VDDK
RESET_N
VDDAH
GND
GND
XIN12M
XOUT12M
AVDD3
AGND
RREF
AGND
RPU
DPRS
AVDD3
GND
VDD3
NC
NC
AVDDK
AGND
AGND
AVDDK
AVDDK
AGND
NC
NC
NC
HS_TEST_MODE
ASIX ELECTRONICS CORPORATION
5
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
2.0 Signal Description
The following abbreviations apply to the following pin description table.
I2 Input, 2.5V with 3.3V tolerant B2 Bi-directional I/O, 2.5V with 3.3V tolerant
I3 Input, 3.3V B5 Bi-directional I/O, 3.3V with 5V tolerant
I5 Input, 3.3V with 5V tolerant PU Internal Pull Up (75K)
O2 Output, 2.5V with 3.3V tolerant PD Internal Pull Down (75K)
O3 Output, 3.3V P Power Pin
O5 Output, 3.3V with 5V tolerant S Schmitt Trigger
B Bi-directional I/O
Table 1: Pinout Descripton
Pin Name Type Pin No Pin Description
USB Interface
DP B 32 USB 2.0 data positive pin.
DM B 31 USB 2.0 data negative pin.
DPRS B 36 USB 1.1 data positive pin. Please connect to DP through a 39ohm
(+/-1%) serial resistor.
DMRS B 35 USB 1.1 data negative pin. Please connect to DM through a 39ohm
(+/-1%) serial resistor.
VBUS I5/PD/S 10 VBUS pin input. Please connect to USB bus power.
XIN12M I3 26 12Mhz crystal or oscillator clock input. This clock is needed for USB
PHY transceiver to operate.
XOUT12M O3 27 12Mhz crystal or oscillator clock output.
RREF I 30 For USB PHY’s internal biasing. Please connect to AGND through a
12.1Kohm (+/-1%) resistor.
RPU I 34 For USB PHY’s internal biasing. Please connect to AVDD3 (3.3V)
through a 1.5Kohm (+/-5%) resistor.
Station Management Interface
MDC O2 121 Station Management Data Clock output. The timing reference for
MDIO. All dat a transfers on MDIO are synchronized to the rising edge
of this clock. The frequency of MDC is 1.5MHz.
MDIO B2/PU 120 Station Management Data Input/Output. Serial data input/output
transfers from/to the PHYs. The transfer protocol conforms to the
IEEE 802.3u MII spec.
MDINT I2/PU 117 Station Management Interrupt input.
MII/GMII/RGMII Interface
RX_CLK I2 104 Receive Clock. RX_CLK is received from PHY to
p
rovide timing
reference for the transfer of RXD [7:0], RX_DV, and RX_ER signals
on receive direction of MII/GMII/RGMII interface.
RXD [7:0]
I2 114, 113,
112, 111,
110, 109,
108, 107
Receive Data. RXD [7:0] is driven synchronously with respect to
RX_CLK by PHY. In RGMII mode, only RXD [3:0] is used.
RX_DV I2 105 Receive Data Valid. RX_DV is driven synchronously with respect to
RX_CLK by PHY. It is asserted high when valid data is present on
RXD [7:0]. In RGMII mode, RX_DV acts as RX_CTL.
RX_ER I2 106 Receive Error. RX_ER is driven synchronously with respect to
RX_CLK by PHY. It is asserted high for one or more RX_CLK
periods to indicate to the MAC that an error has detected.
COL I2 116 Collision Detected. COL is driven high by PHY when the collision is
detected.
CRS I2 1 15 Carrier Sense. CRS is asserted high asynchronously
b
y the PHY when
either transmit or receive medium is non-idle.
ASIX ELECTRONICS CORPORATION
6
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
TX_CLK I2 102 Transmit Clock in MII mode. TX_CLK is received from PHY to
provide timing reference for the transfer of TXD [3:0], TX_EN and
TX_ER signals on transmit direction of MII interface.
GTX_CLK O2 91 Transmit Clock in GMII mode. GTX_CLK is output to PHY to
provide timing reference for the transfer of TXD [7:0], TX_EN and
TX_ER signals on transmit direction of GMII interface.
TXC O2 90 Transmit Clock in RGMII mode. TXC is output to PHY to provide
timi ng reference for the transfer of TXD [3:0], and TX_EN si gnals on
transmit direction of RGMII interface.
TXD [7:0] O2 76, 77, 78,
79, 82, 83,
84, 85
Transmit Data. TXD [7:0] is transitioned synchronously with respect
to the rising edge of GTX_CLK in GMII mode or rising edge of
TX_CLK in MII mode. In RGMII mode, only TXD [3:0] is used and
is transitioned synchronously with respect to TXC clock output pin.
TX_EN O2 89 Transmit Enable. TX_EN is transitioned synchronously with respect
to the rising edge of GTX_CLK in GMII mode or rising edge of
TX_CLK in MII mode. TX_EN is asserted high to indicate a valid
TXD [7:0]. In RGMII mode, TX_EN acts as TX_CTL and is
transitioned synchronously with respect to TXC clock output pin.
TX_ER O2 88 Transmit Coding Error. TX_ER is transitioned synchronously with
respect to the rising edge of GTX_CLK in GMII mode or rising edge
of TX_CLK in MII mode. When asserted high for one or more
GTX_CLK/TX_CLK, the PHY shall emit one or more code-groups
that are not part of the valid data or delimiter set somewhere in the
frame being transmitted.
Serial EEPROM Interface
EECK O5 4 EEPROM Clock. EECK is an output clock to EEPROM to provide
timing reference for the transfer of EECS, EEDI, and EEDO signals.
The frequency of EECK is 187.5Khz.
EECS O5 5 EEPROM Chip Select. EECS is asserted high synchronously with
respect to rising edge of EECK as chip select signal.
EEDI O5 6 EEPROM Data In. EEDI is the serial output data to EEPROM’s data
input pin and is synchronous wi th respect to the rising edge of EECK.
EEDO I5/PD 9 EEPROM Data Out. EEDO is the serial input data from EEPROM’s
data output pin.
Misc. Pins
XIN125M I2 101 125Mhz clock input. Connect to a 125Mhz free run clock source
when in GMII or RGMII mode. In MII mode, connect to GND
through a pull-down resistor.
RESET_N I5/PU/S 12 Chip Reset Input. RESET_N pi n i s acti ve l ow. When asserted, it puts
the entire chip into reset state immediately. After completing reset,
EEPROM data will be loaded automatically.
EXTWAKEUP_N I5/PU/S 11 Remote-wakeup trigger from external pin. EXTWAKEUP_N should
be asserted low for more than 2 cycles of 12MHz clock to be
effective.
GPIO [2:0] B5/PD 1, 2, 3 General Purpose Input/ Output Pins. These pins are default as input
pins after power -on reset. Please use GPIO0 for controlling the power
down pin of external Ethernet Phy.
PHYRST_N O2 122 PHYRST_N is a tri-stateable output used for resetting external
Ethernet PHY. This pin is default in tri-state after po wer-on reset. If
external Ethernet PHY’s reset level is active low, connect this to
PHY’s reset pin with a pulled-down resistor. If it’s active high,
connect this to PHY with a pulled-up resistor. This way can make sure
the external Ethernet PHY stays in reset state before software brings it
out of reset.
RGMII_EN I3/PD 103 RGMII mode Enable. Setting this pin high sets the Ethernet PHY
interface into RGMII mode. Setting this pin low sets the Ethernet
PHY interface into MII or GMII mode.
ASIX ELECTRONICS CORPORATION
7
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
FORCEFS_N I3/PU 15 Force USB Full Speed (active low). For normal operation, user should
keep this pin NC to enable USB High Speed handshaking process to
decide the speed of USB bus. Setting this pin low sets the device to
operate at Full speed mode only and disables Chirp K (HS
handshaking process).
LED O3 125 LED indicator: When USB bus is in Full speed, this pin drives high
continuously. When USB bus is in High speed, this pin drives low
continuously. This pin drives high and low in turn (blinking) to
indicate TX data transfer goi ng on whenever the host controller sends
bulk out data transfer.
USB_SPEED_LE
D O3 126 USB bus speed LED indicator. When USB bus is in Full speed, this
pin drives high continuously. When USB bus is in High speed, this
pin drives low continuously.
TESTSPEEDUP I3/PD 13 Test pin. For normal operation, user should keep this pin NC.
HS_TEST_MODE I3/PD 42 Test pin. For normal operation, user should keep this pin NC.
SCAN_TEST I3/PD 43 Test pin. For normal operation, user should keep this pin NC.
SCAN_ENABLE I3/PD 44 Test pin. For normal operation, user should keep this pin NC.
CLK60EXT I3/PD 45 Test pin. For normal operation, user should keep this pin NC.
CLKSEL I3/PD 46 Test pin. For normal operation, user should keep this pin NC.
DB I2 65 Debug pin. For normal operation, user should connect to AVDDK
through a pulled-up resistor.
On-chip Regulator Pins
INT_REGULATO
R_EN I 20 On-chip 3.3V to 2.5V voltage regulator enable. Connect this pin to
VDDAH directly to enable on-chip regulator. Connect this pin to
GNDAH to disable on-chip regulator.
VDDAH P 22 3.3V Power supply to on-chip 3.3V to 2.5V voltage regulator.
GNDAH P 23 Ground pin of on-chip 3.3V to 2.5V voltage regulator.
V25 P 21 2.5V voltage output of on-chip 3.3V to 2.5V voltage regulator.
Power and Ground Pins
VDDK P 16, 24, 74,
99, 118 Digital Core Power. 2.5V.
VDD2 P 80, 86, 123 Digital I/O Power. 2.5V.
VDD3 P 8, 19, 41,
97, 128 Digital I/O Power. 3.3V.
GND P 7, 17, 18,
25, 40, 75,
81, 87, 98,
100, 119,
124, 127
Digital Ground.
AVDDK P 49, 53, 57,
64, 66, 68 Analog Core Power. 2.5V.
AVDD3 P 28, 37, 39 Analog I/O Power. 3.3V.
AGND P 29, 33, 38,
50, 54, 55,
60, 63, 67,
69
Analog Ground.
ASIX ELECTRONICS CORPORATION
8
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
3.0 Function Description
3.1 USB Core and Interface
The USB core and interface contains an USB 2.0 transceiver, serial interface engine (SIE), USB bus protocol
handshaking block, USB standard com mand, vendor comm and registers, l ogic for supporting bulk transfer, and interrupt
transfer, etc. The USB interface is used to communicate with USB host controller and is compliant with USB
specification V1.0, V1.1 and V2.0.
3.2 Gigabit MAC Core
The gigabit MAC core supports IEEE 802.3, 802.3u, and 802.3ab MAC sub-layer functions, such as basic MAC frame
receive and transmit, CRC checking and generation, filtering, forwarding, flow-control in full-duplex mode, and
collision-detection and handling in half-duplex mode, etc. It provides gigabit media-independent (GMII) and reduced
gigabit media-independent (RGMII) interface for interfacing with Gigabit Ethernet PHY.
3.3 Station Management (STA)
The station management interface provides a simple, two-wire, serial interface to connect to a managed PHY device for
the purposes of controlling the PHY and gathering status from the PHY. The station management interface allows
communicating with multiple PHY devices at the same time by identifying the managed PHY with 5-bit, unique Phy ID.
3.4 Memory Arbiter
The memory arbiter block is responsible for storing received MAC frames into on-chip SRAM (packet buffer) and then
forwarding to USB bus upon request from USB host via bulk in transfer. It also monitors packet buffer usage in
full-duplex mode for triggering PAUSE frame transmission out on TX direction. The memory arbiter block is also
responsible for storing MAC frames received from USB host via bulk out transfer and waiting to be transmitted out
towards Ethernet network.
3.5 USB to Ethernet Bridge
The USB to Ethernet bridge block is responsible for converting Ethernet MAC frame into USB packets or vice-versa.
This block supports proprietary burst transfer mechanism (submitted for US patent application) to offload software
burden and to offer very high packet transfer throughput over USB bus.
3.6 Serial EEPROM Loader
The serial EEPROM loader is responsible for reading configuration data automatically from external serial EEPROM
after power-on reset.
3.7 General Purpose I/O
There are 3 general purpose I/O pins provided by this ASIC.
ASIX ELECTRONICS CORPORATION
9
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
4.0 Serial EEPROM Memory Map
EEPROM
OFFSET HIGH BYTE LOW BYTE
00H Reserved Word Count For Preload
01H Flag
02H Length of High-Speed Device Descriptor (bytes) EEPROM Offset of High-Speed Device Descriptor
03H Length of High-Speed Configuration Descriptor
(bytes) EEPROM Offset of High-Speed Configuration
Descriptor
04H Node ID 1 Node ID 0
05H Node ID 3 Node ID 2
06H Node ID 5 Node ID 4
07H Language ID High Byte Language ID Low Byte
08H Length of Manufacture String (bytes) EEPROM Offset of Manufacture String
09H Length of Product String (bytes) EEPROM Offset of Product String
0AH Length of Serial Number String (bytes) EEPROM Offset of Serial Number String
0BH Length of Configuration String (bytes) EEPROM Offset of Configuration String
0CH Length of Interface 0 String (bytes) EEPROM Offset of Interface 0 String
0DH Length of Interface 1/0 String (bytes) EEPROM Offset of Interface 1/0 String
0EH Length of Interface 1/1 String (bytes) EEPROM Offset of Interface 1/1 String
0FH Phy Register Offset for Interrupt Endpoint Phy Register Offset for Interrupt Endpoint
10H Max Packet Size High Byte Max Packet Size Low Byte
11H Secondary Phy_Type [7:5] and Phy_ID [4:0] Primary Phy_Type [7:5] and Phy_ID [4:0]
12H Pause Frame High Water Mark Pause Frame Low Water Mark
13H Length of Full-Speed Device Descriptor (bytes) EEPROM Offset of Full-Speed Device Descriptor
14H Length of Full-Speed Configuration Descriptor
(bytes) EEPROM Offset of Full-Speed Configuration
Descriptor
15H-1FH Reserved Reserved
Table 2: Serial EEPROM Memory Map
ASIX ELECTRONICS CORPORATION
10
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
4.1 Detailed Description
The following sections provide det ailed description for some of the field in serial EEPROM m emory map, for other fields
not covered here, please refer to AX88178L application note for more details.
4.1.1 Word Count for Preload (00h)
The number of words to be preloaded by the EEPROM loader = 15h.
4.1.2 Flag (01h)
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8
Reserved TDPE CEM
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
TACE RDCE SCPR DCK 1 RWU Reserved SP
SP: Self-Power (for USB GetStatus)
1: Self power.
0: Bus power.
RWU: Remote Wakeup support.
1: Indicate that this device supports Remote Wakeup.
0: Not support.
DCK: Disable Chirp K.
1: Disabled.
0: Enable.
SCPR: Software Control PHY Reset.
1: The PRL and PRTE bits of Software Reset Register control the PHYRST_N output level.
0: The USB reset on USB bus and PRTE bit of Software Reset Register control the PHYRST_N output level.
RDCE: RX Drop CRC Enable.
1: CRC byte is dropped on received MAC frame forwarding to host.
0: CRC byte is not dropped.
TACE: TX Append CRC Enable.
1: CRC byte is generated and appended by th e ASIC for every transmitted MAC frame.
0: CRC byte is not appended.
CEM: Capture Effective Mode.
1: Capture effective mode enable.
0: Disabled.
TDPE: Test Debug Port Enable.
1: Enable test debug port for chip debug purpose.
0: Disable test debug port and the chip operate in normal function mode
Bit 1, 10~15: Reserved.
4.1.3 Node ID (04~06h)
The Node ID 0 to 5 bytes represent the MAC address of the device, for example, if MAC address = 01-23-45-67-89-ABh,
then Node ID 0 = 01, Node ID 1 = 23, Node ID 2 = 45, Node ID 3 = 67, Node ID 4 = 89, and Node ID 5 = AB.
ASIX ELECTRONICS CORPORATION
11
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
4.1.4 Phy Register Offset for Interrupt Endpoint (0Fh)
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8
Reserved Phy Register Offset 1
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Reserved Phy Register Offset 2
Phy Register Offset 1: Fill in Phy’s Register Offset of Primary Phy here. Upon each Interrupt Endpoint issued, its
register value will be reported in byte# 5 and 6 of Interrupt Endpoint packet.
Phy Register Offset 2: Fill in Phy’s Register Offset of Primary Phy here. Upon each Interrupt Endpoint issued, its
register value will be reported in byte# 7 and 8 of Interrupt Endpoint packet.
4.1.5 Max Packet Size High/Low Byte (10h)
Fill in this field the maximum RX/TX MAC frame size supported by this ASIC when Jum bo Frame mode is disabled. The
number m ust be even number in term s of by t e and shoul d be l e ss t han or equal t o 2500 by t e s. When Jumbo Frame mode
is enabled, the maximum MAC frame size is fixed to 9216 bytes and this setting is ignored.
4.1.6 Primary/Secondary Phy_Type and Phy_ID (11h)
The 3 bits Phy_Type field for both Primary and Secondary Phy is defined as follows,
3’b000: 10/100 Ethernet Phy or 1M HOME Phy (Link reports as normal case).
3’b100: Special case 1 (Link reports as always active).
3’b001: Gigabit Ethernet Phy.
3’b111: non-supported Phy. For example, the High Byte value of “E0h” in EEPROM offset of “11h” means that
secondary Phy is not supported.
4.1.7 Pause Frame High Water and Low Water Mark (12H)
When operating in full-duplex mode, correct setting of this field is very important and can affect the overall packet
receive throughput performance in a great deal. The High Water Mark is the threshold to trigger sending of Pause frame
and the Low Water Mark is the threshold to stop sending of Pause frame. Note that each free buffer count here represents
256 bytes of packet storage space in SRAM.
When Jumbo frame mode is not disabled, user can fill in a smaller value in High Water Mark and a larger value in Low
Water Mark fields to have more efficient use of SRAM for packet buffering.
Total free buffer count = 80
Start sendin
g
Pause frame when free buffer < Hi
g
h Water Mar
k
0
Sto
p
sendin
g
Pause frame when free buffer > Low Water Mar
k
ASIX ELECTRONICS CORPORATION
12
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
4.1.8 Power-Up Steps
After power-on reset, the ASIC will automatically perform following steps to the Eth ernet Phys via MDC/MDIO lines,
1. Write to Phy_ID of 00h with Phy register offset 00h to power down all Phys attached to station management
interface.
2. Write to Primary Phy_ID with Phy register offset 00h to power down Primary Phy.
3. Write to Secondary Phy_ID with Phy register offset 00h to power down Secondary Phy.
ASIX ELECTRONICS CORPORATION
13
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
5.0 USB Configuration Structure
5.1 USB Configuration
The AX88178 supports 1 Configuration only.
5.2 USB Interface
The AX88178 supports 2 interfaces, the interface 0 is Data Interface and interface 1 is for Communication Interface.
5.3 USB Endpoints
The AX88178 supports following 4 endpoints:
Endpoint 0: Control endpoint. It is used for configuring the device, e.g., standard commands and vendor commands,
etc.
Endpoint 1: Interrupt endpoint. It is used for reporting status.
Endpoint 2: Bulk Out endpoint. It is used for transmitting Ethernet Packet.
Endpoint 3: Bulk In endpoint. It is used for receiving Ethernet Packet.
ASIX ELECTRONICS CORPORATION
14
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
6.0 USB Commands
There are three command groups for Endpoint 0 (Control Endpoint) in AX88178:
The USB standard commands
The USB vendor commands
The USB Communication Class commands
6.1 USB Standard Commands
The Language ID is 0x0904 for English
PPLL means buffer length
CC means configuration number
I I means Interface number
AA means Device Address
Setup Command Data Bytes Access
Type Description
8006_00 01 00 00 LLPP PPLL bytes in Data stage Read Get Device Descriptor
8006_0002 0000_LLPP PPLL bytes in Data stage Read Get Configuration Descriptor
8006_0003_0000_LLPP PPLL bytes in Data stage Read Get Supported Language ID
8006_0103_0904_LLPP PPLL bytes in Data stage Read Get Manufacture String
8006_0203_0904_LLPP PPLL bytes in Data stage Read Get Product String
8006_0303_0904_LLPP PPLL bytes in Data stage Read Get Serial Number String
8006_0403_0904_LLPP PPLL bytes in Data stage Read Get Configuration String
8006_0503_0904_LLPP PPLL bytes in Data stage Read Get Interface 0 String
8006_0603_0904_LLPP PPLL bytes in Data stage Read Get Interface 1/0 String
8006_0703_0904_LLPP PPLL bytes in Data stage Read Get Interface 1/1 String
8008_0000_0000_0100 1 bytes in Data stage Read Get Configuration
0009_CC00_0000_0000 No data in Data stage Write Set Configuration
810A_0000 _I I00_0100 1 bytes in Data stage Read Get Interface
010B_AS00_0000_0000 No data in Data stage Write Set Interface
0005_AA00_0000_0000 No data in Data stage Write Set Address
Table 3: USB Standard Command Register Map
ASIX ELECTRONICS CORPORATION
15
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
6.2 USB Vendor Commands
No Setup Command Data Bytes Access
Type Description
1. C002_AA0B_0C00_0800 8 bytes in Data stage Read Rx/Tx SRAM Read Register
2. 4003_AA0B_0C00_0800 8 bytes in Data stage Write Rx/Tx SRAM Write Register
3. 4006_0000_0000_0000 No data in Data stage Write Software Serial Management Control
Register
4. C007_ AA00_CC00_0200 2 bytes in Data stage Read PHY Read Register
5. 4008 _AA00_CC00_0200 2 bytes in Data stage Write PHY Write Register
6. C009_0000_0000_0100 1 bytes in Data stage Read Serial Management Status Register
7. 400A_0000_0000_0000 No data in Data stage Write Hardware Serial Management Control
Register
8. C00B_AA00_0000_0200 2 bytes in Data stage Read SROM Read Register
9. 400C_AA00_CCDD_0000 No data in Data stage Write SROM Write Register
10. 400D_0000_0000_0000 No data in Data stage Write SROM Write Enable Register
11. 400E_0000_0000_0000 No data in Data stage Write SROM Write Disable Register
12. C00F_0000_0000_0200 2 bytes in Data stage Read Rx Control Register
13. 4010_AABB_0000_0000 No data in Data stage Write Rx Control Register
14. C011_0000_0000_0300 3 bytes in Data stage Read IPG/IPG1/IPG2 Register
15. 4012_AABB_CC00_0000 No data in Data stage Write IPG/IPG1/IPG2 Register
16. C013_0000_0000_0600 6 bytes in Data stage Read Node ID Register
17. 4014_0000_0000_0600 6 bytes in Data stage Write Node ID Register
18. C015_0000_0000_0800 8 bytes, MA0~MA7, in
Data stage Read Multicast Filter Array Register
19. 4016_0000_0000_0800 8 bytes, MA0~MA7, in
Data stage Write Multicast Filter Array Register
20. 4017_AA00_0000_0000 No data in Data stage Write Test Register
21. C019_0000_0000_0200 2 bytes in Data stage Read Ethernet/HomePNA Phy Address
Register
22. C01A_0000_0000_0200 2 bytes in Data stage Read Medium Status Register
23. 401B_AABB_0000 _0000 No data in Data stage Write Medium Mode Register
24. C01C_0000_0000_0100 1bytes in Data stage Read Monitor Mode Status Register
25. 401D_AA00_0000_0000 No data in Data stage Write Monitor Mode Register
26. C01E _0000_0000_0100 1 bytes in Data stage Read GPIOs Status Register
27. 401F_AA00_0000_0000 No data in Data stage Write GPIOs Register
28. 4020_AA00_0000_0000 No data in Data stage Write Software Reset Register
Table 4: USB Vendor Command Register Map
ASIX ELECTRONICS CORPORATION
16
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
6.2.1 Detailed Register Description
6.2.1.1 Rx/Tx SRAM Read Register (02h, read only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
AA [7:0]
Reserved B [3:0]
0h C [3:0]
DD [7:0] in Data stage
EE [7:0] in Data stage
FF [7:0] in Data stage
GG [7:0] in Data stage
HH [7:0] in Data stage
II [7:0] in Data stage
JJ [7:0] in Data stage
KK [7:0] in Data stage
{B [3:0], AA [7:0]}: The read address of RX or TX SRAM.
C [0]: RAM selection.
0: indicates to read from RX SRAM.
1: indicates to read from TX SRAM.
C [3:1]: Reserved.
{DD [7:0], EE [7:0], FF [7:0], GG [7:0], HH [7 :0], II [7:0], JJ [7:0], KK [7:0]}: The 64 - bits of data presented in Data
stage are the data to be written to RX o r TX SRAM.
6.2.1.2 Rx/Tx SRAM Write Register (03h, write only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
AA [7:0]
Reserved B [3:0]
Reserved C [3:0]
DD [7:0] in Data stage
EE [7:0] in Data stage
FF [7:0] in Data stage
GG [7:0] in Data stage
HH [7:0] in Data stage
II [7:0] in Data stage
JJ [7:0] in Data stage
KK [7:0] in Data stage
{B [3:0], AA [7:0]}: The write address of RX or TX SRAM.
C [0]: RAM selection.
0: indicates to write to RX SRAM.
1: indicates to write to TX SRAM.
C [3:1]: Reserved.
{DD [7:0], EE [7:0], FF [7:0], GG [7:0], HH [7:0], II [7:0], JJ [7:0], KK [7:0]}: The 64-bits of data p r esented in Data
stage are the data to be written to RX o r TX SRAM.
6.2.1.3 Software Serial Management Control Register (06h, write only)
When software needs to access to Ethernet PHY’s internal registers, one has to first issue this comm and to request the
ownership of Serial Management Interface. The ownership status of the interface can be retrieved from Serial
Management Status Register.
ASIX ELECTRONICS CORPORATION
17
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
6.2.1.4 PHY Read Register (07h, read only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
AA [7:0]
00h
CC [7:0]
AA [4:0]: The PHY ID value.
CC [4:0]: The register address of Ethernet PHY’s internal register.
AA [7:5]: Reserved
CC [7:5]: Reserved
6.2.1.5 PHY Write Register (08h, write only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
AA [7:0]
00h
CC [7:0]
AA [4:0]: The PHY ID value.
CC [4:0]: The register address of Ethernet PHY’s internal register.
AA [7:5]: Reserved
CC [7:5]: Reserved
6.2.1.6 Serial Management Status Register (09h, read only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
Reserved Host_EN
Host_EN: Host access Enable. Software can read this register to determine the current ownership of Serial
Management Interface.
1: Software is allowed to access Ethernet PHY’s internal registers via PHY Read Register or PHY Write Registers.
0: ASIC’s hardware owns the Serial Management Interface and software’s access is ignored.
6.2.1.7 Hardware Serial Management Control Register (0Ah, write only)
When software is done accessing Serial Management Interface, one needs to issue this command to release the
ownership of the Interface back to ASIC’s hardware. After issuing this command, following PHY Read Register or
PHY Write Register from software will be ignored. NOTE: Software should issue this command every time after
finished accessing Serial Management Interface to release the ownership back to hardware to allow periodic Interrupt
Endpoint to be able to access the Ethernet PHY’s registers via the Serial Management Interface.
6.2.1.8 SROM Read Register (0Bh, read only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
AA [7:0]
AA [7:0]: The read address of Serial EEROM.
ASIX ELECTRONICS CORPORATION
18
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
6.2.1.9 SROM Write Register (0Ch, write only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
AA [7:0]
00h
CC [7:0]
DD [7:0]
AA [7:0]: The write address of Serial EEROM.
{ DD [7:0], CC [7:0] }: The write data value of Serial EEROM
6.2.1.10 Write SROM Enable (0Dh, write only)
User issues this command to enable write permission to Serial EEPROM from SROM Write Reg ister.
6.2.1.11 Write SROM Disable (0Eh, write only)
User issues this command to disable write permission to Serial EEPROM from SROM Write Register.
6.2.1.12 Rx Control Register (0Fh, read only and 10h, write only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
SO Reserved AP AM AB SEP AMALL PRO
0h Reserved MFB [1:0]
AA [7:0] = { SO, Reserved, AP, AM, AB, Reserved, AMALL, PRO }
BB [7:0] = { 0h, Reserved [3:2], SB [1:0] }
PRO: PACKET_TYPE_PROMISCUOUS.
1: All frames received by the ASIC are forwarded up toward the host.
0: Disabled (default).
AMALL: PACKET_TYPE_ALL_MULTICAST.
1: All multicast frames received by the ASIC are forwarded up toward the host, not just the frames whose
scrambling result of DA matching with multicast address list provided in Multicast Filter Array Register.
0: Disabled. This only allows multicast frames whose scrambling result of DA field matching with multicast
address list provided in Multicast Filter Array Register to be forwarded up toward the host (defau lt).
SEP: Save Error Packet.
1: Received packets with CRC error are saved and forwarded to the host anyway.
0: Received packets with CRC error are discarded automatically without forwarding to the host (default).
AB: PACKET_TYPE_BROADCAST.
1: All broadcast frames received by the ASIC are forwarded up toward the host (default).
0: Disabled.
AM: PACKET_TYPE_MULTICAST.
1: All multicast frames whose scrambling result of DA matching with multicast address list are forwarded up to the
host (default).
0: Disabled.
AP: Accept Physical Address from Multicast Filter Array.
1: Allow unicast packets to be forwarded up toward host if the l ookup of scrambling result of DA is found within
multicast address list.
0: Disabled, that is, unicast packets filtering are done without regarding multicast address list (default).
SO: Start Operation.
1: Cactus start.
0: Cactus stop (default).
ASIX ELECTRONICS CORPORATION
19
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
MFB [1:0]: Maximum Frame Burst transfer on USB bus.
00: 2048 Bytes
01: 4096 Bytes
10: 8192 Bytes
1 1: 16384 Bytes (default). User should set t o this value when Jumbo packet mode i s enabled to gain better transfer
throughput on USB bus.
6.2.1.13 IPG/IPG1/IPG2 Control Register (11h, read only and 12h, write only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
AA [7:0]
BB [7:0]
CC [7:0]
AA [6:0] = IPG [6:0].
BB [6:0] = IPG1 [6:0].
CC [6:0] = IPG2 [6:0].
IPG [6:0]: Inter Packet Gap for back-to-back transfer on TX direction in MII mode (default = 15h).
IPG1 [6:0]: IPG part1 value (default = 0Ch).
IPG2 [6:0]: IPG part1 value + part2 value (default = 12h).
AA [7]: Reserved.
BB [7]: Reserved.
CC [7]: Reserved.
6.2.1.14 Node ID Register (13h, read only and 14h, write only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
AA [7:0]
BB [7:0]
CC [7:0]
DD [7:0]
EE [7:0]
FF [7:0]
AA [7:0] = NOID 0.
BB [7:0] = NOID 1.
CC [7:0] = NOID 2.
DD [7:0] = NOID 3.
EE [7:0] = NOID 4.
FF [7:0] = NOID 5.
{FF [7:0], EE [7:0], DD [7:0], CC [7:0], BB [7:0], AA [7:0]} = Ethernet MAC address [47:0] of the node.
ASIX ELECTRONICS CORPORATION
20
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
6.2.1.15 Multicast Filter Array (15h, read only and 16h, write only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
MA 0 [7:0 ]
MA 1 [7:0 ]
MA 2 [7:0 ]
MA 3 [7:0]
MA 4 [7:0 ]
MA 5 [7:0 ]
MA 6 [7:0]
MA 7 [7:0 ]
{MA7 [7:0], MA6 [7:0], MA5 [7:0], MA4 [7:0], MA3 [7:0], MA2 [7:0], MA1 [7 :0], MA0 [7:0]} = the multicast
address bit map for multicast frame filtering block. See Figure 3: Multicast Filter Example, for example.
Figure 3: Multicast Filter Example
6.2.1.16 Test Register (17h, write only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
MM [7:6] LDRND
LDRND: Load R andom number i nto MAC’s exponential back-off tim er. User writes a “1” to enable the ASIC to load
a small random number into MAC’s back-off timer to shorten the back-off duration in each retry after
collision. This register is used for test purpose. Default value = 0.
MM [7:6]: Reserved.
6.2.1.17 Ethernet / HomePNA Phy Address Register (19h, read only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
SecPhyType [2:0] SecPhyID [4:0]
PriPhyType [2:0] PriPhyID [4:0]
SecPhyType, SecPhyID: The Secondary PHY address loaded from serial EEPROM’s offset address 11h.
PriPhyType, PriPhyID: The Primarily PHY address loaded from serial EEPROM’s offset address 11h.
DA
81 81 81 81 81 81
CRC32
{crc31, 30, 29, 28, 27, 26}
MAR[63:0] =
400_0000h
Address[5:0] = 1Ah
ASIX ELECTRONICS CORPORATION
21
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
6.2.1.18 Medium Status Register (1Ah, read only) and Medium Mode Register (1Bh, write only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
PF JFE TFC RFC ENCK AC FD GM
Reserved SM SBP Reserved PS RE
AA [7:0] = {PF, JFE, TFC, RFC, EN125, AC, FD, GM}.
BB [7:0] = {Reserved, SM, SBP, JE, PS, RE}.
GM: Gigabit Mode.
1: GMII mode.
0: MII mode (default).
PS: Port Speed in MII mode
1: 100 Mbps (default).
0: 10 Mbps.
{GM, PS} RGMII/MII/GMII port speed selection
00: 10Mbps
01: 100Mbps
10: 1000Mbps
11: 1000Mbps
FD: Full Duplex mode
1: Full Duplex mode (default).
0: Half Duplex mode.
AC: Reserved bit. For normal operation, please always write 1 to this bit.
ENCK: Enable GTX_CLK and TXC clock outputs
1: Enable.
0: Disabled (default).
ENCK RGMII_EN GTX_CLK TXC
0 0 OFF OFF
0 1 OFF OFF
1 0 ON OFF
1 1 OFF ON
RFC: RX Flow Control enable.
1: Enable receiving of pause frame on RX direction during full duplex mode (default).
0: Disabled.
TFC: TX Flow Control enable.
1: Enable transmitting pause frame on TX direction during full duplex mode (default).
0: Disabled.
JFE: Jumbo Frame Enable.
1: Enable the support of Jumbo frame in Gigabit mode (default).
0: Disabled.
PF: Check only “length/type” field for Pause Frame.
1: Enable, i.e., Pause frames are identified only based on L/T filed.
0: Disabled, i.e., Pause frames are identified based on both DA and L/T fields (default).
RE: Receive Enable.
1: Enable RX path of the ASIC.
0: Disabled (default).
SBP: Stop BackPressure.
1: When TFC bit = 1, setting this bit enables backpressure on TX direction “continuously” during RX buffer full
condition in half duplex mode.
0: When TFC bit = 1, setting this bit enable backp ressure on TX direction “intermittently” durin g RX buffer full
condition in half duplex mode (default).
SM: Super Mac support.
1: Enable Super Mac to shorten exponential back-off time during transmit retry.
0: Disabled (default).
ASIX ELECTRONICS CORPORATION
22
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
6.2.1.19 Monitor Mode Status Register (1Ch, read only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
Reserved US Reserved RWMP RWLU MOM
MOM: Mon itor Mode.
1: Enable. All received packets will be checked on DA and CRC but not buffered into memory.
0: Disabled (default).
RWLU: Remote Wakeup trigger by Ethernet Link-up.
1: Enable
0: Disabled (default).
RWMP: Remote Wakeup trigger by Magic Packet.
1: Enable
0: Disabled (default).
US: USB Speed.
1: High speed mode.
0: FS speed mode.
6.2.1.20 Monitor Mode Register (1Dh, write only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
Reserved RWMP RWLU MOM
MOM: Monitor Mode.
1: Enable. All received packets will be checked on DA and CRC but not buffered into memory.
0: Disabled (default).
RWLU: Remote Wakeup trigger by Ethernet Link-up.
1: Enable.
0: Disabled (default).
RWMP: Remote Wakeup trigger by Magic Packet.
1: Enable.
0: Disabled (default).
AA [7:3]: Reserved.
6.2.1.21 GPIO Status Register (1Eh, read only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
GPI_2 GPO_2_EN GPI_1 GPO_1_EN GPI_0 GPO_0_EN
GPO_0_EN: Current level of pin GPIO0’s output enable.
GPI_0: Input level on GPIO0 pin when GPIO0 is as an input pin.
GPO_1_EN: Current level of pin GPIO1’s output enable.
GPI_1: Input level on GPIO1 pin when GPIO1 is as an input pin.
GPO_2_EN: Current level of pin GPIO2’s output enable.
GPI_2: Input level on GPIO2 pin when GPIO2 is as an input pin.
ASIX ELECTRONICS CORPORATION
23
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
6.2.1.22 GPIO Register (1Fh, write only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
RSE Reserved GPO_2 GPO2EN GPO_1 GPO1EN GPO_0 GPO0EN
GPO0EN: Pin GPIO0 Output Enable.
1: Output is enabled (meaning GPIO0 is used as an output pin).
0: Output is tri-stated (meaning GPIO0 is used as an input pin) (default).
GPO_0: Pin GPIO0 Output Value.
GPO1EN: Pin GPIO1 Output Enable.
1: Output is enabled (meaning GPIO1 is used as an output pin).
0: Output is tri-stated (meaning GPIO1 is used as an input pin) (default).
GPO_1: Pin GPIO1 Output Value.
0: (default).
GPO2EN: Pin GPIO2 Output Enable.
1: Output is enabled (meaning GPIO2 is used as an output pin).
0: Output is tri-stated (meaning GPIO2 is used as an input pin) (default).
GPO_2: Pin GPIO2 Output Value.
0: (default).
RSE: Reload Serial EEPROM.
1: Enable.
0: Disabled (default)
6.2.1.23 Software Reset Register (20h, write only)
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
0 1 0 BZ PRL PRTE RT RR
RR: Clear frame length error for Bulk In.
1: set high to clear state.
0: set low to exit clear state (default).
RT: Clear frame length error for Bulk Out.
1: set high to enter clear state.
0: set low to exit clear state (default).
PRTE: External Phy Reset pin Tri-state Enable.
1: Enable, i.e., the external PHYRST_N pin is tri-stated (default). This allows the PHYRST_N pin’s active level to
be controlled by external pulled-up (active high during power-on) or pulled-down resistor (active low during
power-on).
0: Disabled, i.e., the external PHYRST_N pin’s level is driven by ei ther PRL bit or internal “USB RESET” based on
the setting in SCPR bit in Flag byte of EEPROM.
PRL: External Phy Reset pin Level. When SCPR bit = 1 and PRTE = 0, this bit controls the output level of external
PHYRST_N pin.
1: Set to high (default).
0: Set to low.
BZ: Force Bulk In to return a Zero-length packet.
1: Software can force Bulk In to return a zero-length USB packet.
0: Normal operation mode (default).
Bit [7:5]: Please always write 010 to these bits.
ASIX ELECTRONICS CORPORATION
24
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
6.2.2 Remote Wakeup Description
After AX88178 enters into suspend m ode, ei ther the USB host or AX88178 its elf can awake it up and resum e back to the
original operation m ode before it entered suspend. Following truth tabl e shows the chip setting, wakeup event, and device
response supported by this ASIC. Note that “X” stands for don’t-care.
Setting Wakeup Event Device
awakes up?
Wakeup
by RWU bit
of Flag
byte in
EEPRO
M
Set_Feature
standard
command
RWLU of
Monitor
Mode
Register
RWMP of
Monitor
Mode
register
Host send
resume
signal
Receiving
Magic
Packet
EXTWAKE
UP_N pin Linkup
detected
on
Primary
Phy
Linkup
detected on
Secondary
Phy
Host X X X X J -> K Yes
Device 0 0 X X X X X X No
Device 1 1 0 1 Yes Yes
Device 1 1 1 0 Yes Yes
Device 1 1 1 0 Yes Yes
Device 1 1 X X Low-pulse Yes
Table 5: Remote Wakeup T ruth Table
6.3 Interrupt Endpoint
The Interrupt Endpoint contains 8 bytes of data and its frame format is defined as: A100_BB00_CCDD_EEFF.
Where BB byte in byte 3:
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
Reserved MDINT FLE SPLS PPLS
PPLS: Primarily PHY Link State.
1: Link is up.
0: Link is down.
SPLS: Secondary PHY Link State.
1: Link is up.
0: Link is down.
FLE: Bulk Out Ethernet Frame Length Error.
1: Proprietary Length field has parity error during Bulk Out transaction.
0: Proprietary Length field has no parity error during Bulk Out transaction.
MDINT: Input level of MDINT pin. The MDINT pin can be connectted to MDINT# pin of Ethernet Phy.
1: When MDINT input pin = 1.
0: When MDINT input pin = 0.
CCDD byte in byte 5 and 6: Primary Phy’s register value, whose offset is given in High byte of EEPROM offset 0Fh.
EEFF byte in byte 7 and 8: Primary Phy’s register value, whose offset is given in Low byte of EEPROM offset 0Fh.
ASIX ELECTRONICS CORPORATION
25
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
7.0 Electrical Specifications
7.1 DC Characteristics
7.1.1 Absolute Maximum Ratings
Symbol Parameter Rating Unit
VDDK Digital core power supply - 0.3 to VDDK + 0.3 V
VDD2 Power supply of 2.5V I/O - 0.3 to VDD2 + 0.3 V
VDD3 Power supply of 3.3V I/O - 0.5 to VDD3 + 0.5 V
AVDDK Analog core power supply - 0.3 to AVDDK + 0.3 V
AVDD3 Power supply of analog I/O - 0.5 to AVDD3 + 0.5 V
Input voltage of 2.5V I/O - 0.3 to VDD2 + 0.3 V VIN2 Input voltage of 2.5V I/O with 3.3V tolerant - 0.3 to 3.9 V
Input voltage of 3.3V I/O - 0.3 to VDD3 + 0.3 V VIN3
Input voltage of 3.3V I/O with 5V tolerant - 0.3 to 5.5 V
TSTG Storage temperature - 40 to 150 ℃
Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be
restricted in the optional sections of this datasheet. Exposure to absolute maxim um rating condition for extended periods
may affect device reliability.
7.1.2 Recommended Operating Condition
Symbol Parameter Min Typ Max Unit
VDDK Digital core power supply 2.25 2.5 2.75 V
VDD2 Power supply of 2.5V I/O 2.25 2.5 2.75 V
VDD3 Power supply of 3.3V I/O 3.0 3.3 3.6 V
AVDDK Analog core power supply 2.25 2.5 2.75 V
AVDD3 Power supply of analog I/O 3.0 3.3 3.6 V
Input voltage of 2.5 V I/O 0 2.5 2.75 V VIN2
Input voltage of 2.5 V I/O with 3.3 V
tolerance 0 2.5 3.6 V
Input voltage of 3.3 V I/O 0 3.3 3.6 V VIN3
Input voltage of 3.3 V I/O with 5 V
tolerance 0 3.3 5.25 V
Tj Commercial junction operating
temperature 0 - 115
℃
7.1.3 Leakage Current and Capacitance
Symbol Parameter Condition Min Typ Max Unit
IIN Input current No pull-up or pull-down -10 ±1 10 μA
IOZ Tri-state leakage current -10 ±1 10 μA
CIN Input capacitance - 3.1 - pF
COUT Output capacitance - 3.1 - pF
CBID Bi-directional buffer capacitance - 3.1 - pF
ASIX ELECTRONICS CORPORATION
26
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
Note: The capacitance listed above does not include pad capacitance and package capacitance. One can estimate pin
capacitance by adding a pad capacitance of about 0.5pF and the package capacitance.
7.1.4 DC Characteristics of 2.5V I/O Pins
Symbol Parameter Condition Min Typ Max Unit
VDD2 Power supply of 2.5V I/O 2.25 2.5 2.75 V
Temp Junction temperature 0 25 115 ℃
Vil Input low voltage - - 0.7 V
Vih Input high voltage CMOS 1.7 - - V
Vt- Schmitt trigger negative going
threshold voltage 0.7 1.0 - V
Vt+ Schmitt trigger positive going
threshold voltage
CMOS
- 1.5 1.7 V
Vol Output low voltage |Iol| = 2~16mA - - 0.4 V
Voh Output high voltage |Ioh| = 2~16mA 1.85 - - V
Rpu Input pull-up resistance 40 75 190 KΩ
Rpd Input pull-down resistance 40 75 190 KΩ
Iin Input leakage current Vin = VDD2 or 0 -10 ±110 μA
Ioz Tri-state output leakage current -10 ±110 μA
7.1.5 DC Characteristics of 3.3V I/O Pins
Symbol Parameter Condition Min Typ Max Unit
VDD3 Power supply of 3.3V I/O 3.3V I/O 3.0 3.3 3.6 V
Temp Junction temperature 0 25 115 ℃
Vil Input low voltage - - 0.8 V
Vih Input high voltage LVTTL 2.0 - - V
Vt- Schmitt trigger negative going
threshold voltage 0.8 1.1 - V
Vt+ Schmitt trigger positive going
threshold voltage
LVTTL
- 1.6 2.0 V
Vol Output low voltage |Iol| = 2~16mA - - 0.4 V
Voh Output high voltage |Ioh| = 2~16mA 2.4 - - V
Rpu Input pull-up resistance 40 75 190 KΩ
Rpd Input pull-down resistance 40 75 190 KΩ
Iin Input leakage current Vin = VDD3 or 0 -10 ±110 μA
Ioz Tri-state output leakage current -10 ±110 μA
7.2 Power Consumption
Symbol Description Condition Min Typ Max Units
IVDDK2 Current consumption of VDDK/VDD2,
2.5V - 48.3 - mA
IVDD3 Current consumption of VDD3, 3.3V - < 1 - mA
IAVDDK Current consumption of AVDDK, 2.5V - < 2 - mA
IAVDD3 Current consumption of AVDD3, 3.3V
Operating at Ethernet
1000Mbps full duplex
mode and USB High
speed mode - 51.1 - mA
ASIX ELECTRONICS CORPORATION
27
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
7.3 AC Timing Characteristics
7.3.1 Clock Timing
7.3.1.1 XIN12M
TP_XIN12M
TH_XIN12M TL_XIN12M
TR_XIN12M TF_XIN12M
Symbol Parameter Condition Min Typ Max Unit
TP_XIN12M XIN12M clock cycle time - 83.33 - ns
TH_XIN12M XIN12M clock high time - 41.6 - ns
TL_XIN12M XIN12M clock low time - 41.6 - ns
TR_XIN12M XIN12M rise time VIL (max) to VIH (min) - - 1.0 ns
TF_XIN12M XIN12M fall time VIH (min) to VIL (max) - - 1.0 ns
7.3.1.2 XIN125M
TP_XIN125M
TH_XIN125M TL_XIN125M
TR_XIN125M TF_XIN125M
Symbol Parameter Condition Min Typ Max Unit
TP_XIN125M XIN125M clock cycle time 7.5 8.0 8.5 ns
TH_XIN125M XIN125M clock high time 2.5 4.0 - ns
TL_XIN125M XIN125M clock low time 2.5 4.0 - ns
TR_XIN125M XIN125M rise time VIL (max) to VIH (min) - - 1.0 ns
TF_XIN125M XIN125M fall time VIH (min) to VIL (max) - - 1.0 ns
VIH
VIL
VIH
VIL
ASIX ELECTRONICS CORPORATION
28
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
7.3.2 Reset Timing
XIN12M
RESET_N
Symbol Description Min Typ Max Units
Trst Reset pulse width (6ms ~10ms) after XIN12M
is running 72000 - - XIN12M clock cycle
7.3.3 GMII Timing (1000Mbps)
Ttclk Ttch Ttcl
GTX_CLK
Tts Tth
TXD [7:0]
TX_EN, TX_ER
Symbol Description Min Typ Max Units
Ttclk GTX_CLK clock cycle time 7.5 8.0 8.5 ns
Ttch GTX_CLK clock high time 2.5 4.0 - ns
Ttcl GTX_CLK clock low time 2.5 4.0 - ns
Tts TXD [7:0], TX_EN, TX_ER setup time 4.0 - - ns
Tth TXD [:0], TX_EN, TX_ER hold time 0.5 - - ns
Trclk Trch Trcl
RX_CLK
Trs Trh
RXD [7:0]
RX_DV, RX_ER
Symbol Description Min Typ Max Units
Trclk RX_CLK clock cycle time 7.5 8.0 8.5 ns
Trch RX_CLK clock high time 2.5 4.0 - ns
Trcl RX_CLK clock low time 2.5 4.0 - ns
Trs RXD [7:0], RX_DV, and RX_ER setup time 2.0 - - ns
Trh RXD [7:0], RX_DV, and RX_ER hold time 0.0 - - ns
Trs
t
ASIX ELECTRONICS CORPORATION
29
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
7.3.4 RGMII Timing
Ttclk
Ttch Ttcl
TXC TSKEWT TSKEWT
TXD [3:0]
TX_EN (TX_CTL)
TXC
TXD [3:0], TX_EN (TX_CTL)
Trclk
Trch Trcl
RX_CLK (RXC)
RXD [3:0]
RX_DV (RX_CTL)
Symbol Description Min Typ Max Units
Ttclk TXC clock cycle time at 1000Mbps *1 7.2 8.0 8.8 ns
Ttch TXC clock high time at 1000Mbps *2 - 4.0 - ns
Ttcl TXC clock low time at 1000Mbps *2 - 4.0 - ns
TSKEWT TXC clock to TXD [3:0] and TX_EN output skew (at transmitter) -500 - 500 ps
Trclk RX_CLK (RXC) clock cycle ime at 1000Mbps *1 7.2 8.0 8.8 ns
Trch RX_CLK (RXC) clock high time at 1000Mbps *2 - 4.0 - ns
Trcl RX_CLK (RXC) clock low time at 1000Mbps *2 - 4.0 - ns
Trsu RXD [3:0] and RX_DV (RX_CTL) to RX_CLK (RXC) clock setup time 1.0 - - ns
Trhd RXD [3:0] and RX_DV (RX_CTL) to RX_CLK (RXC) clock hold time 1.0 - - ns
*1: For 10Mbps and 100Mbps, Ttclk and Trclk shall scale to 400ns+/-40ns and 40ns+/-4ns respectively.
*2: For 10Mbps and 100Mbps, the typical value of Ttch, Ttcl, Trch, and Trcl shall scale to 200ns and 20ns respectively.
Trsu Trhd
Trsu Trhd
RXD [3:0] RXD [7:4]
RX_DV RX_ER
TXD [3:0] TXD [7:4]
TX_EN TX_ER
< 500
p
s
< 500
p
s
< 500
p
s
< 500
p
s
ASIX ELECTRONICS CORPORATION
30
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
7.3.5 MII Timing (100Mbps)
Ttclk Ttch Ttcl
TX_CLK
Tts Tth
TXD [3:0]
TX_EN, TX_ER
Symbol Description Min Typ Max Units
Ttclk TX_CLK clock cycle time *1 - 40.0 - ns
Ttch TX_CLK clock high time *2 - 20.0 - ns
Ttcl TX_CLK clock low time *2 - 20.0 - ns
Tts TXD [3:0], TX_EN, TX_ER setup time 28.0 - - ns
Tth TXD [3:0], TX_EN, TX_ER hold time 5.0 - - ns
Trclk Trch Trcl
RX_CLK
Trs Trh
RXD [3:0]
RX_DV, RX_ER
Symbol Description Min Typ Max Units
Trclk RX_CLK clock cycle time *1 - 40.0 - ns
Trch RX_CLK clock high time *2 - 20.0 - ns
Trcl RX_CLK clock low time *2 - 20.0 - ns
Trs RXD [3:0], RX_DV, and RX_ER setup time 3.0 - - ns
Trh RXD [3:0], RX_DV, and RX_ER hold time 0.5 - - ns
*1: For 10Mbps, the typical value of Ttclk and Trclk shall scale to 400ns.
*2: For 10Mbps, the typical value of Ttch, Ttcl, Trch, and Trcl shall scale to 200ns.
ASIX ELECTRONICS CORPORATION
31
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
7.3.6 Station Management Timing
MDC
MDIO (as output)
MDIO (as input)
Symbol Description Min Typ Max Units
Tclk MDC clock cycle time - 666 - ns
Tch MDC clock high time - 333 - ns
Tcl MDC clock low time - 333 - ns
Tod MDC clock falling edge to MDIO output delay 0 - 2 ns
Ts MDIO data input setup time 10 - - ns
Th MDIO data input hold time 0 - - ns
7.3.7 Serial EEPROM Timing
EECK
EEDI (output)
EECS
EEDO (input)
Symbol Description Min Typ Max Units
Tclk EECK clock cycle time - 5333 - ns
Tch EECK clock high time - 2666 - ns
Tcl EECK clock low time - 2666 - ns
Tdv EEDI output valid to EECK rising edge time 2666 - - ns
Tod EECK rising edge to EEDI output delay time 2666 - - ns
Tscs EECS output valid to EECK rising edge time 2666 - - ns
Thcs EECK falling edge to EECS invalid time 0 - - ns
Tlcs Minimum EECS low time 23904 - - ns
Ts EEDO input setup time 10 - - ns
Th EEDO input hold time 100 - - ns
Tch
Tclk
Tcl
VALID VALID
Tdv Tod
Tscs Thcs Tlcs
Th
DATA VALID
Ts
To
d
Tclk
Ts Th
Tch Tcl
ASIX ELECTRONICS CORPORATION
32
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
8.0 Package Information
be
D
Hd
E
He
pin 1
A2 A1
LL1
θ
A
Milimeter Symbol
Min Typ Max
A1 0.05 - -
A2 1.35 1.40 1.45
A - - 1.60
b 0.13 0.18 0.23
D 13.90 14.00 14.10
E 13.90 14.00 14.10
e - 0.4 BSC -
Hd 15.85 16.00 16.15
He 15.85 16.00 16.15
L 0.45 0.60 0.75
L1 - 1.00 REF -
θ 0° 3.5° 7°
ASIX ELECTRONICS CORPORATION
33
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
9.0 Ordering Information
AX88178
L
F
Product name Package LQFP F: Lead Free
Appendix A: System Applications
Some typical applications for AX88178 are illustrated bellow.
A.1 USB to Gigabit Ethernet Converter
ASIX ELECTRONICS CORPORATION
34
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
A.2 USB to Gigabit Ethernet and/or HomeLAN Combo solution
AX88178
10/100/1000
Ethernet PHY
MAGNETIC
RJ45
USB I/F
EEPROM
AX88178
10/100/1000 Mbps
Ethernet PHY
MAGNETIC
RJ45
USB I/F
EEPROM
Home LAN PHY
MAGNETIC
RJ11
35
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
Revision History
4F, NO.8, HSIN ANN RD., SCIENCE-BASED
INDUSTRIAL PARK, HSINCHU, TAIWAN, R.O.C.
TEL: 886-3-5799500
FAX: 886-3-5799558
Email: support@asix.com.tw
Web: http://www.asix.com.tw
Revision Date Comment
V 0.1 1/5/04 Initial Release.
V 0.2 4/16/04
A
dded power consumption data and updated pin
description for pin USB_SPEED_LED.
