PEF 24901
Delta Sheet 13 2001-06-22
14 Recognition Delay of C/I-Code Changes
The DFE-T V2.1 has implemented a new architecture for low power consumption.
Furthermore it is developed for complete compatibility in MONITOR and C/I messages.
The new architecture , however, leads to changes in response times compared to former
versions, that could affect the compatibility to software with rigid time-out settings.
The evaluation of changes of the incoming C/I-code takes longer than in former versions
of the PEF 24901:
•Recognition of changes to unconditional commands (I.e.: to RES, SSP, LTD and DT)
takes up to 2,5 msec instead of 0.25 msec in former versions
•In states ’Test’ and ’Reset’ recognition of changes in the C/I channel can also take up
to 2,5 msec instead of 0.25 msec in former versions
•In states other than ’Reset’ or ’Test’ recognition of changes to all other conditional
commands takes up to 0,5 ms instead of 0.25 msec in former versions
The C/I codes shall be repeated at least the times above, before the C/I code may be
changed. Surveillance timers have to be set to values beyond the named times.
15 MON-8 Messages in State ’Reset’
The issuing of MON-8 messages has been improved in state ’Reset’
If the state ’Reset’ is entered due to a hardware reset (pin RES=0) the device will issue
a MON-8 message AST afterwards if one of the pins STxy is high to communicate this
status to the system software.
The usage of MON-8 commands is not blocked during a Software Reset, i.e. the C/I-
command RES is applied. Even while the SW-reset is activated, the relay driver pins can
be programmed by the MON-8 message SETD, and the status pins can be read with
RST messages or will autonomously communicate changes of the status. The device will
also answer on a RID-command with a AID-message.
16 C/I-Channel Indication in Hardware Reset
As long as pin RES is low, the issued C/I-code is DI (1111b) instead of DEAC (0001b) for
all channels. After putting RES to high the C/I-codes change to DEAC.
17 Hardware Reset Execution
In contrast to former versions of the DFE-T, a hardware reset to the DFE-T V2.1 by
RES =’0’ takes effect immediately and requires no clocks on IOM-2. However, the DFE-
T V2.1 must be supplied with 15.36 MHz masterclock on pin CL15. The end of reset
execution is delayed internally for 900µs.