DATA SH EET
Product specification
File under Integrated Circuits, IC06 September 1993
INTEGRATED CIRCUITS
74HC/HCT138
3-to-8 line decoder/demultiplexer;
inverting
For a complete data sheet, please also download:
•The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
•The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
•The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
September 1993 2
Philips Semiconductors Product specification
3-to-8 line decoder/demultiplexer; inverting 74HC/HCT138
FEATURES
•Demultiplexing capability
•Multiple input enable for easy expansion
•Ideal for memory chip select decoding
•Active LOW mutually exclusive outputs
•Output capability: standard
•ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT138 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT138 decoders accept three binary
weighted address inputs (A0, A1, A2) and when enabled,
provide 8 mutually exclusive active LOW outputs (Y0to
Y7).
The “138” features three enable inputs: two active LOW
(E1and E2) and one active HIGH (E3). Every output will be
HIGH unless E1and E2are LOW and E3is HIGH.
This multiple enable function allows easy parallel
expansion of the “138” to a 1-of-32 (5 lines to 32 lines)
decoder with just four “138” ICs and one inverter.
The ”138” can be used as an eight output demultiplexer by
using one of the active LOW enable inputs as the data
input and the remaining enable inputs as strobes. Unused
enable inputs must be permanently tied to their
appropriate active HIGH or LOW state.
The ”138” is identical to the “238” but has inverting outputs.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr= tf= 6 ns
Notes
1. CPD is used to determine the dynamic power dissipation (PDin µW):
PD= CPD ×VCC2×fi+∑(CL×VCC2×fo) where:
fi= input frequency in MHz
fo= output frequency in MHz
∑(CL×VCC2×fo) = sum of outputs
CL= output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI= GND to VCC
For HCT the condition is VI= GND to VCC −1.5 V
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”
.
SYMBOL PARAMETER CONDITIONS TYPICAL UNIT
HC HCT
propagation delay CL= 15 pF; VCC = 5 V
tPHL/ tPLH Anto Yn12 17 ns
tPHL/ tPLH E3to Yn
Ento Yn
14 19 ns
CIinput capacitance 3.5 3.5 pF
CPD power dissipation capacitance per package notes 1 and 2 67 67 pF
September 1993 3
Philips Semiconductors Product specification
3-to-8 line decoder/demultiplexer; inverting 74HC/HCT138
PIN DESCRIPTION
PIN NO. SYMBOL NAME AND FUNCTION
1, 2, 3 A0to A2address inputs
4, 5 E1, E2enable inputs (active LOW)
6E
3
enable input (active HIGH)
8 GND ground (0 V)
15, 14, 13, 12, 11, 10, 9, 7 Y0 to Y7outputs (active LOW)
16 VCC positive supply voltage
Fig.1 Pin configuration. Fig.2 Logic symbol.
handbook, halfpage
MLB312
A0
A1
A2
1
2
3
15
13
11
7
9
10
12
14
Y0
Y1
Y2
Y3
Y4
Y5
Y6
Y7
4
5
6
E1
E2
E3
Fig.3 IEC logic symbol.
(a) (b)
Fig.4 Functional diagram.
September 1993 4
Philips Semiconductors Product specification
3-to-8 line decoder/demultiplexer; inverting 74HC/HCT138
FUNCTION TABLE
Notes
1. H = HIGH voltage level
L = LOW voltage level
X = don’t care
INPUTS OUTPUTS
E1E2E3A0A1A2Y0Y1Y2Y3Y4Y5Y6Y7
H
X
X
X
H
X
X
X
L
X
X
X
X
X
X
X
X
X
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
H
H
H
H
L
H
L
H
L
L
H
H
L
L
L
L
L
H
H
H
H
L
H
H
H
H
L
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
H
H
H
H
L
H
L
H
L
L
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
L
H
H
H
H
L
H
H
H
H
L
Fig.5 Logic diagram.
September 1993 5
Philips Semiconductors Product specification
3-to-8 line decoder/demultiplexer; inverting 74HC/HCT138
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”
.
Output capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR 74HC
GND = 0 V; tr= tf= 6 ns; CL= 50 pF
SYMBOL PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HC VCC
(V) WAVEFORMS
+25 −40 to +85 −40 to +125
min. typ. max. min. max. min. max.
tPHL/ tPLH propagation delay
Anto Yn
41
15
12
150
30
26
190
38
33
225
45
38 ns 2.0
4.5
6.0 Fig.6
tPHL/ tPLH propagation delay
E3to Yn
47
17
14
150
30
26
190
38
33
225
45
38 ns 2.0
4.5
6.0 Fig.6
tPHL/ tPLH propagation delay
Ento Yn
47
17
14
150
30
26
190
38
33
225
45
38 ns 2.0
4.5
6.0 Fig.7
tTHL/ tTLH output transition
time
19
7
6
75
15
13
95
19
16
110
22
19 ns 2.0
4.5
6.0 Figs 6 and 7
September 1993 6
Philips Semiconductors Product specification
3-to-8 line decoder/demultiplexer; inverting 74HC/HCT138
DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”
.
Output capability: standard
ICC category: MSI
Note to HCT types
The value of additional quiescent supply current (∆ICC) for a unit load of 1 is given in the family specifications. To
determine ∆ICC per input, multiply this value by the unit load coefficient shown in the table below.
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr= tf= 6 ns; CL= 50 pF
INPUT UNIT LOAD COEFFICIENT
An1.50
En1.25
E31.00
SYMBOL PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HCT VCC
(V) WAVEFORMS
+25 −40 to +85 −40 to +125
min. typ. max. min. max. min. max.
tPHL/ tPLH propagation delay
Anto Yn20 35 44 53 ns 4.5 Fig.6
tPHL/ tPLH propagation delay
E3to Yn18 40 50 60 ns 4.5 Fig.6
tPHL/ tPLH propagation delay
Ento Yn19 40 50 60 ns 4.5 Fig.7
tTHL/ tTLH output transition
time 7 15 19 22 ns 4.5 Figs 6 and 7
September 1993 7
Philips Semiconductors Product specification
3-to-8 line decoder/demultiplexer; inverting 74HC/HCT138
AC WAVEFORMS
PACKAGE OUTLINES
See
“74HC/HCT/HCU/HCMOS Logic Package Outlines”
.
Fig.6 Waveforms showing the address input (An) and enable input (E3) to output (Yn) propagation delays and
the output transition times.
(1) HC : VM= 50%; VI= GND to VCC.
HCT: VM= 1.3 V; VI= GND to 3 V.
Fig.7 Waveforms showing the enable input (En) to output (Yn) propagation delays and the output transition
times.
(1) HC : VM= 50%; VI= GND to VCC.
HCT: VM= 1.3 V; VI= GND to 3 V.
Product Categories
•Analog and
mixed-signal
devices
•Audio
•Bus devices
•Clocks &
Watches
•Data
Communications
•Discrete modules
•Discretes
•Display drivers
•Identification &
Security
•Logic
•Microcontrollers
•Peripherals
•Video
•Wired
Communications
•Wireless
Communications
74HC/HCT138; 3-to-8 line
decoder/demultiplexer;
inverting
Information as of 2004-04-09
Stay
informed Download
datasheet Lead-
free
General description Features Applications Datasheet
Block diagram Buy online Support & tools Email/translate
Products & packages Parametrics Similar products Disclaimer
General description
The 74HC/HCT138 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC standard no. 7A.
The 74HC/HCT138 decoders accept three binary weighted address inputs (A0, A1, A2) and when enabled, provide 8
mutually exclusive active LOW outputs (Y0 to Y7).
The '138' features three enable inputs: two active LOW (E1 and E2) and one active HIGH (E3). Every output will be HIGH
unless E1 and E2 are LOW and E3 is HIGH.
This multiple enable function allows easy parallel expansion of the '138' to a 1-of-32 (5 lines to 32 lines) decoder with just
four '138' ICs and one inverter.
The '138' can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and
the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active HIGH or
LOW state.
The '138' is identical to the '238' but has inverting outputs.
Features
● Demultiplexing capability
● Multiple input enable for easy expansion
● Ideal for memory chip select decoding
● Active LOW mutually exclusive outputs
● Output capability: standard
● ICC category: MSI
Datasheet
Datasheet title Publication release
date Datasheet status Page
count File
size
(kB)
Datasheet
74HC/HCT138; 3-to-8 line
decoder/demultiplexer; inverting 01-Sep-93 Product specification 7 47 Download
Additional datasheet info
To complete the device datasheet with package and family information, also download the following PDF files. The
"Logic Package Information" document is required to determine in which package(s) this device is available.
Document Description
1 HCT_FAMILY_SPECIFICATIONS HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic Family
Specifications
2 HCT_PACKAGE_INFO HC/T Package Info, The IC06 74HC/HCT/HCMOS Logic Package
Information
3 HCT_PACKAGE_OUTLINES HC/T Package Outlines, The IC06 74HC/HCT/HCMOS Logic Package
Outlines
Parametrics
Type number Package Description Propagation
Delay(ns) Voltage No.
of
Pins
Power
Dissipation
Considerations
Logic
Switching
Levels
Output
Drive
Capability
74HC138BQ SOT763 3-to-8 Line
Decoder/Demultiplexer;
Inverting 12@5V 2.0-6.0
V16 Low Power or
Battery
Applications CMOS +/- 5.2 mA
74HC138D SOT109-1
(SO16) 3-to-8 Line
Decoder/Demultiplexer;
Inverting 12@5V 2.0-6.0
V16 Low Power or
Battery
Applications CMOS +/- 5.2 mA
74HC138DB SOT338-1
(SSOP16)
3-to-8 Line
Decoder/Demultiplexer;
Inverting 12@5V 2.0-6.0
V16 Low Power or
Battery
Applications CMOS +/- 5.2 mA
74HC138N SOT38-4
(DIP16)
3-to-8 Line
Decoder/Demultiplexer;
Inverting 12@5V 2.0-6.0
V16 Low Power or
Battery
Applications CMOS +/- 5.2 mA
74HC138PW SOT403-1
(TSSOP16)
3-to-8 Line
Decoder/Demultiplexer;
Inverting 12@5V 2.0-6.0
V16 Low Power or
Battery
Applications CMOS +/- 5.2 mA
74HCT138D SOT109-1
(SO16) 3-to-8 Line
Decoder/Demultiplexer;
Inverting; TTL Enabled 17 4.5-5.5
V16 Low Power TTL +/- 4 mA
74HCT138DB SOT338-1
(SSOP16)
3-to-8 Line
Decoder/Demultiplexer;
Inverting; TTL Enabled 17 4.5-
5.5V 16 Low Power TTL +/- 4 mA
74HCT138N SOT38-4
(DIP16)
3-to-8 Line
Decoder/Demultiplexer;
Inverting; TTL Enabled 17 4.5-
5.5V 16 Low Power TTL +/- 4 mA
74HCT138PW SOT403-1
(TSSOP16)
3-to-8 Line
Decoder/Demultiplexer;
Inverting; TTL Enabled 17 4.5-
5.5V 16 Low Power TTL +/- 4 mA
Products, packages, availability and ordering
Type number North
American type
number
Ordering code
(12NC) Marking/Packing
IC packing info Package Product status Buy online
74HC138BQ 9352 737 78115 Standard Marking
* Reel Pack, SMD,
7" SOT763 Full production -
74HC138D 74HC138D 9337 134 00652 Standard Marking
* Tube, CECC
SOT109-1
(SO16)
Full production
74HC138D-T 9337 134 00653 Standard Marking
* Reel Pack, SMD,
13", CECC
SOT109-1
(SO16)
Full production
74HC138DB 74HC138DB 9351 744 10112 Standard Marking
* Tube SOT338-1
(SSOP16) Full production
74HC138DB-T 9351 744 10118 Standard Marking
* Reel Pack, SMD,
13"
SOT338-1
(SSOP16) Full production
74HC138N 74HC138N 9336 692 90652 Standard Marking
* Tube, CECC SOT38-4
(DIP16) Full production
74HC138PW 74HC138PW 9351 743 80112 Standard Marking
* Tube SOT403-1
(TSSOP16) Full production
74HC138PW-T 9351 743 80118 Standard Marking
* Reel Pack, SMD,
13"
SOT403-1
(TSSOP16) Full production
74HCT138BQ 9352 744 71115 Standard Marking
* Reel Pack, SMD,
7" SOT763 Full production -
74HCT138D 74HCT138D 9337 134 10652 Standard Marking
* Tube, CECC
SOT109-1
(SO16)
Full production
74HCT138D-T 9337 134 10653 Standard Marking
* Reel Pack, SMD,
13", CECC
SOT109-1
(SO16)
Full production
74HCT138DB 74HCT138DB 9351 744 20112 Standard Marking
* Tube SOT338-1
(SSOP16) Full production
74HCT138DB-
T 9351 744 20118 Standard Marking
* Reel Pack, SMD,
13"
SOT338-1
(SSOP16) Full production
74HCT138N 74HCT138N 9336 699 20652 Standard Marking
* Tube, CECC SOT38-4
(DIP16) Full production
74HCT138PW 74HCT138PW 9351 873 20112 Standard Marking
* Tube SOT403-1
(TSSOP16) Full production
74HCT138PW-
T 9351 873 20118 Standard Marking
* Reel Pack, SMD,
13"
SOT403-1
(TSSOP16) Full production
Similar products
74HC/HCT138 links to the similar products page containing an overview of products that are similar in function or
related to the type number(s) as listed on this page. The similar products page includes products from the same catalog
tree(s), relevant selection guides and products from the same functional category.
Support & tools
HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic Family Specifications(date 1998-03-01)
HC/T User Guide(date 1997-11-01)
Email/translate this product information
● Email this product information.
● Translate this product information page from English to:
The English language is the official language used at the semiconductors.philips.com website and webpages. All
translations on this website are created through the use of Google Language Tools and are provided for convenience
purposes only. No rights can be derived from any translation on this website.
Disclaimer
The information published on product information pages of the www.semiconductors.philips.com or
www.semiconductors.com websites is an extract from product data sheets and is for information purposes only. For
detailed information please check the most recent version of the relevant product data sheet as published on these
websites. In the event of any conflict between product information pages and data sheets or deviations from information
provided in the product data sheets on these product information pages, the information provided in the product data
sheets shall prevail.
The product status of the product(s) described in the product data sheet may have changed since publication of the data
sheet and therefore information in datasheets on product status may be outdated. The latest information on product status
is published on the product information pages of the above-mentioned websites.
| Copyright © 2004 Koninklijke Philips N.V. All rights reserved. | Privacy Policy |
| Koninklijke Philips N.V. | Access to and use of this Web Site is subject to the following Terms of Use. |
French
Translate
