LM4121AIM5-1.2/NOPB - NATIONAL SEMICONDUCTOR

LM4121

www.ti.com

SNVS073C –APRIL 2000–REVISED APRIL 2013

LM4121 Precision Micropower Low Dropout Voltage Reference

Check for Samples: LM4121

1FEATURES (LM4121-1.2) DESCRIPTION

2• Small SOT23-5 Package The LM4121 is a precision bandgap voltage

• Low Voltage Operation reference available in a fixed 1.25V and adjustable

• High Output Voltage Accuracy: 0.2% version with up to 5 mA current source and sink

capability.

• Source and Sink Current Output: ±5 mA

• Supply current: 160 μA Typ. This series reference operates with input voltages as

low as 1.8V and up to 12V consuming 160 µA (Typ.)

• Low Temperature Coefficient: 50 ppm/°C supply current. In power down mode, device current

• Enable Pin drops to less than 2 μA.

• Output Voltages: 1.25V and Adjustable The LM4121 comes in two grades A and Standard.

• Industrial Temperature Range: −40°C to +85°C The best grade devices (A) have an initial accuracy of

• (For Extended Temperature Range, −40°C to 0.2%, while the standard have an initial accuracy of

125°C, Contact Texas Instruments) 0.5%, both with a tempco of 50ppm/°C ensured from

−40°C to +125°C.

APPLICATIONS The very low operating voltage, low supply current

and power-down capability of the LM4121 makes this

• Portable, Battery Powered Equipment product an ideal choice for battery powered and

• Instrumentation and Process Control portable applications.

• Automotive & Industrial The device performance is ensured over the industrial

• Test Equipment temperature range (−40°C to +85°C), while certain

• Data Acquisition Systems specs are ensured over the extended temperature

range (−40°C to +125°C). Please contact Texas

• Precision Regulators Instruments for full specifications over the extended

• Battery Chargers temperature range. The LM4121 is available in a

• Base Stations standard 5-pin SOT-23 package.

• Communications

• Medical Equipment

Block Diagram

* Resistors are removed on the LM4121-ADJ

†LM4121-ADJ only

Figure 1. LM4121-1.2 Block Diagram

1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

LM4121

SNVS073C –APRIL 2000–REVISED APRIL 2013

www.ti.com

Connection Diagrams

Figure 2. SOT23-5 Surface Mount Package Figure 3. SOT23-5 Surface Mount Package

Table 1. SOT-23 Package Marking Information(1)

Field Information

First Field:

R = Reference

Second and third Field:

19 = 1.250V Voltage Option

20 = Adjustable

Fourth Field:

A-B = Initial Reference Voltage Tolerance

A = ±0.2%

B = ±0.5%

(1) Only four fields of marking are possible on the SOT-23's small surface. This table gives the meaning of the four fields.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

Maximum Voltage on input or enable pins −0.3V to 14V

Output Short-Circuit Duration Indefinite

Power Dissipation (TA= 25°C) (3):

DBV0005B package − θJA 280°C/W

Power Dissipation 350 mW

ESD Susceptibility (4)

Human Body Model 2 kV

Machine Model 200V

Lead Temperature:

Soldering, (10 sec.) +260°C

Vapor Phase (60 sec.) +215°C

Infrared (15 sec.) +220°C

(1) “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for

which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test

conditions, see Electrical Characteristics - LM4121-1.250V and Electrical Characteristics - LM4121-ADJ tables. The ensured

specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated

under the listed test conditions.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and

specifications.

(3) Without PCB copper enhancements. The maximum power dissipation must be de-rated at elevated temperatures and is limited by TJMAX

(maximum junction temperature), θJ-A (junction to ambient thermal resistance) and TA(ambient temperature). The maximum power

dissipation at any temperature is: PDissMAX = (TJMAX −TA)/θJ-A up to the value listed in the Absolute Maximum Ratings.

(4) The human body model is a 100 pF capacitor discharged through a 1.5 kΩresistor into each pin. The machine model is a 200 pF

capacitor discharged directly into each pin.

Product Folder Links: LM4121

LM4121

www.ti.com

SNVS073C –APRIL 2000–REVISED APRIL 2013

Operating Range (1)

Storage Temperature Range −65°C to +150°C

Ambient Temperature Range −40°C to +85°C

Junction Temperature Range −40°C to +125°C

(1) “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for

which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test

conditions, see Electrical Characteristics - LM4121-1.250V and Electrical Characteristics - LM4121-ADJ tables. The ensured

specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated

under the listed test conditions.

Electrical Characteristics

LM4121-1.250V

Unless otherwise specified VIN = 3.3V, ILOAD = 0, COUT = 0.01µF, TA= Tj= 25°C. Limits with standard typeface are for Tj=

25°C, and limits in boldface type apply over the −40°C ≤TA≤+85°C temperature range.

Symbol Parameter Conditions Min (1) Typ (2) Max (1) Units

VOUT Output Voltage Initial

Accuracy 1.250 ±0.2 %

LM4121A-1.250

LM4121-1.250 ±0.5

TCVOUT/°C Temperature −40°C ≤TA≤+125°C 14 50 ppm/°c

Coefficient

ΔVOUT/ΔVIN Line Regulation 1.8V ≤VIN ≤12V 0.0007 0.009 %/V

0.012

0 mA ≤ILOAD ≤1 mA 0.03 0.08

0.17

1 mA ≤ILOAD ≤5 mA 0.01 0.04

ΔVOUT/ΔILOAD Load Regulation %/mA

0.1

−1 mA ≤ILOAD ≤0 mA 0.04 0.12

−5 mA ≤ILOAD ≤ −1 mA 0.01

Min-VIN Minimum Operating ILOAD = 5mA 1.5 1.8 V

Voltage

VNOutput Noise Voltage 0.1 Hz to 10 Hz 20 µVPP

10 Hz to 10 kHz 30 µVRMS

ISSupply Current 160 250 µA

275

ISS Power-down Supply VIN = 12V

Current Enable = 0.4V 1 µA

Enable = 0.2V 2

VHLogic High Input 1.6 1.5 V

Voltage

VLLogic Low Input 0.4 V

Voltage 0.2

IHLogic High Input 7 15 µA

Current

ILLogic Low Input 0.1 µA

Current VIN = 3.3V, VOUT = 0 15

6 30

ISC Short Circuit Current mA

VIN = 12V, VOUT = 0 17

6 30

Hyst Thermal Hysteresis −40°C ≤TA≤125°C 0.5 mV/V

(3)

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical

Quality Control (SQC) methods. The limits are used to calculate TI's Averaging Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely parametric norm.

(3) Thermal hysteresis is defined as the change in +25°C output voltage before and after exposing the device to temperature extremes.

Product Folder Links: LM4121

LM4121

SNVS073C –APRIL 2000–REVISED APRIL 2013

www.ti.com

Electrical Characteristics

LM4121-1.250V (continued)

Unless otherwise specified VIN = 3.3V, ILOAD = 0, COUT = 0.01µF, TA= Tj= 25°C. Limits with standard typeface are for Tj=

25°C, and limits in boldface type apply over the −40°C ≤TA≤+85°C temperature range.

Symbol Parameter Conditions Min (1) Typ (2) Max (1) Units

ΔVOUT Long Term Stability 1000 hrs. @ 25°C 100 ppm

(4)

(4) Long term stability is change in VREF at 25°C measured continuously during 1000 hrs.

Electrical Characteristics

LM4121-ADJ

Unless otherwise specified VIN = 3.3V, VOUT = VREF, ILOAD = 0, COUT = 0.01µF, TA= Tj= 25°C. Limits with standard typeface

are for Tj= 25°C, and limits in boldface type apply over the −40°C ≤TA≤+85°C temperature range.

Symbol Parameter Conditions Min (1) Typ (2) Max (1) Units

VOUT = VREF Output Voltage Initial

Accuracy 1.216 ±0.2 %

LM4121A-ADJ

LM4121-ADJ ±0.5

TCVREF/°C Temperature −40°C ≤TA≤+125°C 14 50 ppm/°c

Coefficient

ΔVREF/ΔVIN Line Regulation 1.8V ≤VIN ≤12V 0.0007 0.009 %/V

0.012

0 mA ≤ILOAD ≤1 mA 0.03 0.08

0.17

1 mA ≤ILOAD ≤5 mA 0.01 0.04

ΔVOUT/ΔILOAD Load Regulation %/mA

0.1

−1 mA ≤ILOAD ≤0 mA 0.04 0.12

−5 mA ≤ILOAD ≤ −1 mA 0.01

Minimum Operating ILOAD = 5 mA 1.5 1.8 V

Min-VIN Voltage

VNOutput Noise Voltage 0.1 Hz to 10 Hz 20 µVPP

(3) 10 Hz to 10 kHz 30 µVRMS

ISSupply Current 160 250 µA

275

ISS Power-down Supply VIN = 12V

Current Enable = 0.4V 1 µA

Enable = 0.2V 2

IBIAS Reference Pin Bias (4) 15 40 nA

Current

VHLogic High Input 1.6 1.5 V

Voltage

VLLogic Low Input 0.4 V

Voltage 0.2

IHLogic High Input 7 15 µA

Current

ILLogic Low Input 0.1 µA

Current VOUT = 0 15

6 30

ISC Short Circuit Current mA

VIN = 12V, VOUT = 0 17

6 30

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical

Quality Control (SQC) methods. The limits are used to calculate TI's Averaging Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely parametric norm.

(3) Output noise for 1.25V option. Noise is proportional to VOUT.

(4) Bias Current flows out of the Adjust pin.

Product Folder Links: LM4121

LM4121

www.ti.com

SNVS073C –APRIL 2000–REVISED APRIL 2013

Electrical Characteristics

LM4121-ADJ (continued)

Unless otherwise specified VIN = 3.3V, VOUT = VREF, ILOAD = 0, COUT = 0.01µF, TA= Tj= 25°C. Limits with standard typeface

are for Tj= 25°C, and limits in boldface type apply over the −40°C ≤TA≤+85°C temperature range.

Symbol Parameter Conditions Min (1) Typ (2) Max (1) Units

Hyst Thermal Hysteresis −40°C ≤TA≤125°C 0.5 mV/V

(5)

ΔVOUT Long Term Stability 1000 hrs. @ 25°C 100 ppm

(6)

(5) Thermal hysteresis is defined as the change in +25°C output voltage before and after exposing the device to temperature extremes.

(6) Long term stability is change in VREF at 25°C measured continuously during 1000 hrs.

Product Folder Links: LM4121

LM4121

SNVS073C –APRIL 2000–REVISED APRIL 2013

www.ti.com

LM4121- (All Options) Typical Operating Characteristics

Unless otherwise specified, VIN = 3.3V, VOUT = 1.25V, ILOAD = 0, COUT = 0.022µF, TA= 25°C and VEN = VIN.

Minimum Input Voltage GND Pin Current

vs vs

Temperature VIN

Figure 4. Figure 5.

GND Pin Current at No Load GND Pin Current

vs vs

Temperature Load

Figure 6. Figure 7.

Short Circuit Output Impedance

vs vs

Temperature Frequency

Figure 8. Figure 9.

Product Folder Links: LM4121

LM4121

www.ti.com

SNVS073C –APRIL 2000–REVISED APRIL 2013

LM4121- (All Options) Typical Operating Characteristics (continued)

Unless otherwise specified, VIN = 3.3V, VOUT = 1.25V, ILOAD = 0, COUT = 0.022µF, TA= 25°C and VEN = VIN.

PSRR

Frequency Enable Pin Current

Figure 10. Figure 11.

Start-Up Response Enable Response

Figure 12. Figure 13.

Load Step Response Load Step Response

Figure 14. Figure 15.

Product Folder Links: LM4121

LM4121

SNVS073C –APRIL 2000–REVISED APRIL 2013

www.ti.com

LM4121- (All Options) Typical Operating Characteristics (continued)

Unless otherwise specified, VIN = 3.3V, VOUT = 1.25V, ILOAD = 0, COUT = 0.022µF, TA= 25°C and VEN = VIN.

Line Step Response Noise Spectural Density (0.1Hz-10Hz)

Figure 16. Figure 17.

Noise Spectural Density (10Hz-10kHz) Thermal Hysteresis

Figure 18. Figure 19.

Product Folder Links: LM4121

LM4121

www.ti.com

SNVS073C –APRIL 2000–REVISED APRIL 2013

LM4121-1.25 Typical Operating Characteristics

Unless otherwise specified, VIN = 3.3V, VOUT = 1.25V, ILOAD = 0, COUT = 0.022µF, TA= 25°C and VEN = VIN.

Typical Temperature Drift Long Term Drift

Figure 20. Figure 21.

Line Regulation Load Regulation

Figure 22. Figure 23.

Product Folder Links: LM4121

LM4121

SNVS073C –APRIL 2000–REVISED APRIL 2013

www.ti.com

LM4121-ADJ Typical Operating Characteristics

Unless otherwise specified, VIN = 3.3V, VOUT = 1.2V, ILOAD = 0, COUT = 0.022µF, TA= 25°C and VEN = VIN.

Typical Temperature Drift Long Term Drift

Figure 24. Figure 25.

Dropout Voltage Dropout Voltage

vs vs

Output Error Load Current

Figure 26. Figure 27.

Line Regulation Load Regulation

Figure 28. Figure 29.

Product Folder Links: LM4121

LM4121

www.ti.com

SNVS073C –APRIL 2000–REVISED APRIL 2013

LM4121-ADJ Typical Operating Characteristics (continued)

Unless otherwise specified, VIN = 3.3V, VOUT = 1.2V, ILOAD = 0, COUT = 0.022µF, TA= 25°C and VEN = VIN.

Change In Reference Voltage

Adjust Pin Bias Current Output Voltage

Figure 30. Figure 31.

Bode Plot Bode Plot

Figure 32. Figure 33.

Product Folder Links: LM4121

LM4121

SNVS073C –APRIL 2000–REVISED APRIL 2013

www.ti.com

PIN DESCRIPTIONS

Output (Pin 5) Reference Output.

Input (Pin 4) Positive Supply.

Ground (Pin 2) Negative Supply or Ground Connection

Enable (Pin 3) Pulled to input for normal operation. Forcing this pin to ground will turn-off the output.

REF (Pin 1) REF Pin (1.25V option only). This pin should be left unconnected for 1.25V option.

Adj (Pin 1) VOUT Adj Pin (Adjustable option only). See Application Hints section.

APPLICATION HINTS

The standard application circuit for the LM4121 is shown in Figure 34. The output voltage is set with the two

feedback resistors, according to the following formula:

VOUT = [Vref(1+ R1/R2] −Ibias• R1 (1)

Values for R1 and R2 should be chosen to be less than 1 MΩ. Ibias typically flows out of the adjust pin. Values for

Vref and Ibias are found in the Electrical Characteristics - LM4121-1.250V and Electrical Characteristics - LM4121-

ADJ tables. For best accuracy, be sure to take into account the variation of VREF with input voltage, load and

output voltage.

The LM4121 is designed to be stable with ceramic output capacitors in the range of 0.022µF to 0.047µF. Note

that 0.022µF is the minimum required output capacitor. These capacitors typically have an ESR of about 0.1 to

0.5Ω. Smaller ESR can be tolerated, however larger ESR can not. The output capacitor can be increased to

improve load transient response, up to about 1µF. However, values above 0.047µF must be tantalum. With

tantalum capacitors, in the 1µF range, a small capacitor between the output and the reference (Adj) pin is

required. This capacitor will typically be in the 50pF range. Care must be taken when using output capacitors of

1µF or larger. These application must be thoroughly tested over temperature, line and load. Also, when the

LM4121 is used as a controller, with external active components, each application must be carefully tested to

ensure a stable design. The adjust pin is sensitive to noise and capacitive loading. The trace to this pin must be

as short as possible and the feedback resistors should be close to this pin. Also, a single point ground to the

LM4121 will help ensure good accuracy at high load currents.

An input capacitor is typically not required. However, a 0.1µF ceramic can be used to help prevent line transients

from entering the LM4121. Larger input capacitors should be tantalum or aluminium.

The enable pin is an analog input with very little hysteresis. About 6µA into this pin is required to turn the part on,

and it must be taken close to GND to turn the part off (see Electrical Characteristics - LM4121-1.250V and

Electrical Characteristics - LM4121-ADJ tables for thresholds). There is a minimum slew rate on this pin of about

0.003V/µS to prevent glitches on the output. All of these conditions can easily be met with ordinary CMOS or

TTL logic. If the shutdown feature is not required, then this pin can safely be connected directly to the input

supply. Floating this pin is not recommended.

Figure 34. Standard Application Circuit

Product Folder Links: LM4121

(+)

(-)

I = 1.216

ADJ

GND

VOUT

LM4121-ADJ

0.022PF

VIN

EN VIN

VOUT 2N3904

2.2PF

GND

ADJ

LM4121-ADJ

0.022PF

VO = 1.216 (R1 + 1)

LM4121

www.ti.com

SNVS073C –APRIL 2000–REVISED APRIL 2013

PRINTED CIRCUIT BOARD LAYOUT CONSIDERATION

The mechanical stress due to PC board mounting can cause the output voltage to shift from its initial value.

References in SOT packages are generally less prone to assembly stress than devices in Small Outline (SOIC)

package.

To reduce the stress-related output voltage shifts, mount the reference on the low flex areas of the PC board

such as near to the edge or the corner of the PC board.

Typical Application Circuits

Figure 35. Voltage Reference with Negative Output Figure 36. 100mA Quasi-LDO Regulator

Figure 37. Boosted Output Current with Figure 38. Voltage Reference with Complimentary

Output

Negative Voltage Reference

Figure 39. Two Terminal Constant Current Source Figure 40. Precision Voltage Reference

with Force and Sense Output

Product Folder Links: LM4121

LM4121-ADJ

100k +6V

2.2PF

47PF0.022PF

GND

VOUT

ADJ

TON

(6 - 1.3)

100k

47PF

TOFF

( 1.3 )

100k

47PF

. (0.15)

VIN

12.1k

10k 0.022PF2.2PF

3.3:

VBATT

ADJ

GND

VOUT

LM4121-ADJ

VIN

LED = ON @ 2.7V

LED = OFF @ 2.8V

3.4k

OUT

0.022PF

ADJ

GND

VOUT

LM4121-ADJ

VCC = 2.5-5V

51:

2.2PF

50mVHYST #

VIN

LM4121

SNVS073C –APRIL 2000–REVISED APRIL 2013

www.ti.com

Figure 41. Programmable Current Source Figure 42. Precision Comparator with Hysteresis

Figure 43. Power Supply Splitter Figure 44. Li + Low Battery Detector

Figure 45. Flasher Circuit

Product Folder Links: LM4121

LM4121

www.ti.com

SNVS073C –APRIL 2000–REVISED APRIL 2013

REVISION HISTORY

Changes from Revision B (April 2013) to Revision C Page

• Changed layout of National Data Sheet to TI format .......................................................................................................... 14

Product Folder Links: LM4121

PACKAGE OPTION ADDENDUM

www.ti.com 6-Feb-2020

Addendum-Page 1

PACKAGING INFORMATION

Orderable Device Status

(1)

Package Type Package

Drawing Pins Package

Qty Eco Plan

(2)

Lead/Ball Finish

(6)

MSL Peak Temp

(3)

Op Temp (°C) Device Marking

(4/5)

Samples

LM4121AIM5-1.2/NOPB ACTIVE SOT-23 DBV 5 1000 Green (RoHS

& no Sb/Br) SN Level-1-260C-UNLIM -40 to 85 R19A

LM4121AIM5-ADJ/NOPB ACTIVE SOT-23 DBV 5 1000 Green (RoHS

& no Sb/Br) SN Level-1-260C-UNLIM -40 to 85 R20A

LM4121AIM5X-ADJ/NOPB ACTIVE SOT-23 DBV 5 3000 Green (RoHS

& no Sb/Br) SN Level-1-260C-UNLIM -40 to 85 R20A

LM4121IM5-1.2/NOPB ACTIVE SOT-23 DBV 5 1000 Green (RoHS

& no Sb/Br) SN Level-1-260C-UNLIM -40 to 85 R19B

LM4121IM5-ADJ/NOPB ACTIVE SOT-23 DBV 5 1000 Green (RoHS

& no Sb/Br) SN Level-1-260C-UNLIM -40 to 85 R20B

LM4121IM5X-ADJ/NOPB ACTIVE SOT-23 DBV 5 3000 Green (RoHS

& no Sb/Br) SN Level-1-260C-UNLIM -40 to 85 R20B

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance

do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may

reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based

flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation

of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

www.ti.com 6-Feb-2020

Addendum-Page 2

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish

value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information

provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.

TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device Package

Type Package

Drawing Pins SPQ Reel

Diameter

(mm)

Reel

Width

W1 (mm)

(mm) B0

(mm) K0

(mm) P1

(mm) W

(mm) Pin1

Quadrant

LM4121AIM5-1.2/NOPB SOT-23 DBV 5 1000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3

LM4121AIM5-ADJ/NOPB SOT-23 DBV 5 1000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3

LM4121AIM5X-ADJ/NOP

BSOT-23 DBV 5 3000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3

LM4121IM5-1.2/NOPB SOT-23 DBV 5 1000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3

LM4121IM5-ADJ/NOPB SOT-23 DBV 5 1000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3

LM4121IM5X-ADJ/NOPB SOT-23 DBV 5 3000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2016

Pack Materials-Page 1

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)

LM4121AIM5-1.2/NOPB SOT-23 DBV 5 1000 210.0 185.0 35.0

LM4121AIM5-ADJ/NOPB SOT-23 DBV 5 1000 210.0 185.0 35.0

LM4121AIM5X-ADJ/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0

LM4121IM5-1.2/NOPB SOT-23 DBV 5 1000 210.0 185.0 35.0

LM4121IM5-ADJ/NOPB SOT-23 DBV 5 1000 210.0 185.0 35.0

LM4121IM5X-ADJ/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2016

Pack Materials-Page 2

www.ti.com

PACKAGE OUTLINE

0.22

0.08 TYP

0.25

3.0

2.6

2X 0.95

1.9

1.45

0.90

0.15

0.00 TYP

5X 0.5

0.3

0.6

0.3 TYP

0 TYP

1.9

3.05

2.75

1.75

1.45

(1.1)

SOT-23 - 1.45 mm max heightDBV0005A

SMALL OUTLINE TRANSISTOR

4214839/E 09/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

per ASME Y14.5M.

2. This drawing is subject to change without notice.

3. Refernce JEDEC MO-178.

4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

exceed 0.15 mm per side.

0.2 C A B

INDEX AREA

PIN 1

GAGE PLANE

SEATING PLANE

0.1 C

SCALE 4.000

www.ti.com

EXAMPLE BOARD LAYOUT

0.07 MAX

ARROUND 0.07 MIN

ARROUND

5X (1.1)

5X (0.6)

(2.6)

(1.9)

2X (0.95)

(R0.05) TYP

4214839/E 09/2019

SOT-23 - 1.45 mm max heightDBV0005A

SMALL OUTLINE TRANSISTOR

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SYMM

LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN

SCALE:15X

PKG

SOLDER MASK

OPENING

METAL UNDER

SOLDER MASK

DEFINED

EXPOSED METAL

METAL

SOLDER MASK

OPENING

NON SOLDER MASK

DEFINED

(PREFERRED)

SOLDER MASK DETAILS

EXPOSED METAL

www.ti.com

EXAMPLE STENCIL DESIGN

(2.6)

(1.9)

2X(0.95)

5X (1.1)

5X (0.6)

(R0.05) TYP

SOT-23 - 1.45 mm max heightDBV0005A

SMALL OUTLINE TRANSISTOR

4214839/E 09/2019

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations.

8. Board assembly site may have different recommendations for stencil design.

SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL

SCALE:15X

SYMM

PKG

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE

DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”

AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY

IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD

PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate

TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable

standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you

permission to use these resources only for development of an application that uses the TI products described in the resource. Other

reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third

party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,

damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on

ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable

warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265