Order this document by MTB10N40E/D SEMICONDUCTOR TECHNICAL DATA $ # " "! Motorola Preferred Device TMOS POWER FET 10 AMPERES 400 VOLTS RDS(on) = 0.55 OHM N-Channel Enhancement-Mode Silicon Gate The D2PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower RDS(on) capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage-blocking capability without degrading performance over time. In addition, this advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients. D G * Robust High Voltage Termination * Avalanche Energy Specified * Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode * Diode is Characterized for Use in Bridge Circuits * IDSS and VDS(on) Specified at Elevated Temperature * Short Heatsink Tab Manufactured -- Not Sheared * Specially Designed Leadframe for Maximum Power Dissipation * Available in 24 mm 13-inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number CASE 418B-02, Style 2 D2PAK S MAXIMUM RATINGS (TC = 25C unless otherwise noted) Symbol Value Unit VDSS VDGR VGS 400 Vdc 400 Vdc 20 Vdc Drain Current -- Continuous Drain Current -- Continuous @ 100C Drain Current -- Single Pulse (tp 10 s) ID ID IDM 10 6.0 40 Amps Total Power Dissipation Derate above 25C Total Power Dissipation @ TA = 25C, when mounted with the minimum recommended pad size PD 125 1.00 2.5 Watts W/C Watts TJ, Tstg - 55 to 150 C Single Pulse Drain-to-Source Avalanche Energy -- Starting TJ = 25C (VDD = 25 Vdc, VGS = 10 Vpk, IL = 10 Apk, L = 10 mH, RG = 25 ) EAS 520 mJ Thermal Resistance -- Junction to Case Thermal Resistance -- Junction to Ambient Thermal Resistance -- Junction to Ambient, when mounted with the minimum recommended pad size RJC RJA RJA 1.00 62.5 50 C/W TL 260 C Rating Drain-to-Source Voltage Drain-to-Gate Voltage (RGS = 1.0 M) Gate-to-Source Voltage -- Continuous Operating and Storage Temperature Range Maximum Lead Temperature for Soldering Purposes, 1/8 from case for 10 seconds Apk Designer's Data for "Worst Case" Conditions -- The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves -- representing boundaries on device characteristics -- are given to facilitate "worst case" design. E-FET and Designer's are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc. Thermal Clad is a trademark of the Bergquist Company Preferred devices are Motorola recommended choices for future use and best overall value. TMOS Motorola Motorola, Inc. 1994 Power MOSFET Transistor Device Data 1 MTB10N40E ELECTRICAL CHARACTERISTICS (TJ = 25C unless otherwise noted) Symbol Characteristic Min Typ Max Unit 400 -- -- 398 -- -- Vdc mV/C -- -- -- -- 0.1 1.0 OFF CHARACTERISTICS Drain-Source Breakdown Voltage (VGS = 0 Vdc, ID = 250 Adc) Temperature Coefficient (Positive) V(BR)DSS Zero Gate Voltage Drain Current (VDS = 400 Vdc, VGS = 0 Vdc) (VDS = 400 Vdc, VGS = 0 Vdc, TJ = 125C) Adc IDSS Gate-Body Leakage Current-Forward (Vgsf = 20 Vdc, VDS = 0) IGSSF -- -- 100 nAdc Gate-Body Leakage Current-Reverse (Vgsr = 20 Vdc, VDS = 0) IGSSR -- -- 100 nAdc 2.0 -- 2.8 6.3 4.0 -- Vdc mV/C -- 0.4 0.55 Ohm -- -- 5.61 -- 6.6 5.5 gFS 4.0 -- -- mhos Ciss -- 1570 2200 pF Coss -- 230 325 Crss -- 55 110 td(on) -- 25 50 tr -- 37 75 td(off) -- 75 150 tf -- 31 65 QT -- 46 63 Q1 -- 10 -- Q2 -- 23 -- Q3 -- -- -- -- -- 0.9 -- 2.0 -- trr -- 250 -- ns QRR -- 3000 -- nC -- -- 3.5 4.5 -- -- -- 7.5 -- ON CHARACTERISTICS (1) Gate Threshold Voltage (VDS = VGS, ID = 250 Adc) Temperature Coefficient (Negative) VGS(th) Static Drain-Source On-Resistance (VGS = 10 Vdc, ID = 5.0 Adc) RDS(on) Drain-Source On-Voltage (VGS = 10 Vdc) (ID = 10 Adc) (ID = 5.0 Adc, TJ = 125C) VDS(on) Forward Transconductance (VDS = 15 Vdc, ID = 5.0 Adc) Vdc DYNAMIC CHARACTERISTICS Input Capacitance Output Capacitance (VDS = 25 Vdc, VGS = 0 Vdc, f = 1.0 MHz) Reverse Transfer Capacitance SWITCHING CHARACTERISTICS (2) Turn-On Delay Time Rise Time Turn-Off Delay Time (VDD = 200 Vdc, ID = 10 Adc, VGS = 10 Vdc, RG = 10 ) Fall Time Gate Charge (See Figure 8) (VDS = 320 Vdc, ID = 10 Adc, VGS = 10 Vdc) ns nC SOURCE-DRAIN DIODE CHARACTERISTICS Forward On-Voltage (1) Reverse Recovery Time (See Figure 14) Reverse Recovery Stored Charge (IS = 10 Adc, VGS = 0 Vdc) (IS = 10 Adc, VGS = 0 Vdc, TJ = 125C) (IS = 10 Adc, VGS = 0 Vdc, dIS/dt = 100 A/s) VSD Vdc INTERNAL PACKAGE INDUCTANCE Internal Drain Inductance (Measured from the tab to center of die) (Measured from the drain lead 0.25 from package to center of die) LD Internal Source Inductance (Measured from the source lead 0.25 from package to source bond pad) LS nH nH (1) Pulse Test: Pulse Width 300 s, Duty Cycle 2%. (2) Switching characteristics are independent of operating junction temperature. 2 Motorola TMOS Power MOSFET Transistor Device Data MTB10N40E TYPICAL ELECTRICAL CHARACTERISTICS 25 20 TJ = 25C 7V 16 I D , DRAIN CURRENT (AMPS) I D , DRAIN CURRENT (AMPS) VDS 10 V 10 V 12 8 VGS = 6 V 4 20 15 10 TJ = 25C 5 - 55C 100C 5V 0 4 8 12 16 0 1 2 3 4 5 6 7 8 VGS, GATE-TO-SOURCE VOLTAGE (VOLTS) Figure 1. On-Region Characteristics Figure 2. Transfer Characteristics VGS = 10 V 100C 1 TJ = 25C 0.5 - 55C 0 5 10 15 20 25 30 RDS(on) , DRAIN-TO-SOURCE RESISTANCE (OHMS) VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) 1.5 0 0 20 9 0.55 TJ = 25C 0.5 0.45 0.4 VGS = 10 V 15 V 0.35 0.3 0.25 0 5 10 15 20 ID, DRAIN CURRENT (AMPS) ID, DRAIN CURRENT (AMPS) Figure 3. On-Resistance versus Drain Current and Temperature Figure 4. On-Resistance versus Drain Current and Gate Voltage 100 3 VGS = 0 V VGS = 10 V ID = 5 A 40 TJ = 125C 20 I DSS , LEAKAGE (nA) RDS(on) , DRAIN-TO-SOURCE RESISTANCE (NORMALIZED) RDS(on) , DRAIN-TO-SOURCE RESISTANCE (OHMS) 0 2 1 10 100C 4 2 1 25C 0.4 0.2 0 -50 -25 0 25 50 75 100 125 150 0.1 100 150 200 250 300 350 TJ, JUNCTION TEMPERATURE (C) VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 5. On-Resistance Variation with Temperature Figure 6. Drain-To-Source Leakage Current versus Voltage Motorola TMOS Power MOSFET Transistor Device Data 400 3 MTB10N40E POWER MOSFET SWITCHING Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (t) are determined by how fast the FET input capacitance can be charged by current from the generator. The capacitance (Ciss) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating td(on) and is read at a voltage corresponding to the on-state when calculating td(off). The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current (IG(AV)) can be made from a rudimentary analysis of the drive circuit so that At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified. The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses. t = Q/IG(AV) During the rise and fall time interval when switching a resistive load, VGS remains virtually constant at a level known as the plateau voltage, VSGP. Therefore, rise and fall times may be approximated by the following: tr = Q2 x RG/(VGG - VGSP) tf = Q2 x RG/VGSP where VGG = the gate drive voltage, which varies from zero to VGG RG = the gate drive resistance and Q2 and VGSP are read from the gate charge curve. During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are: td(on) = RG Ciss In [VGG/(VGG - VGSP)] td(off) = RG Ciss In (VGG/VGSP) 3500 TJ = 25C VGS = 0 V C, CAPACITANCE (pF) 3000 2500 2000 Crss Ciss 1500 1000 500 VDS = 0 V 0 10 5 Coss 0 VGS 5 10 15 20 25 VDS GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 7. Capacitance Variation 4 Motorola TMOS Power MOSFET Transistor Device Data 16 10000 TJ = 25C ID = 10 A VDS = 100 V 2000 250 V 12 VDD = 200 V ID 10 A VGS = 10 V TJ = 25C 4000 t, TIME (ns) VGS, GATE-TO-SOURCE VOLTAGE (VOLTS) MTB10N40E 320 V 8 1000 td(off) tf tr td(on) 400 200 100 4 40 20 0 0 20 40 10 80 Qg, TOTAL CHARGE (nC) 10 100 RG, GATE RESISTANCE (OHMS) Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge Figure 9. Resistive Switching Time Variation versus Gate Resistance 60 1 1000 DRAIN-TO-SOURCE DIODE CHARACTERISTICS 10 I S , SOURCE CURRENT (AMPS) 9 VGS = 0 V TJ = 25C 8 7 6 5 4 3 2 1 0 0.2 0.4 0.6 0.8 1 1.2 VSD, SOURCE-TO-DRAIN VOLTAGE (VOLTS) Figure 10. Diode Forward Voltage versus Current SAFE OPERATING AREA The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (TC) of 25C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance-General Data and Its Use." Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (IDM) nor rated voltage (VDSS) is exceeded and the transition time (tr,tf) do not exceed 10 s. In addition the total power averaged over a complete switching cycle must not exceed (TJ(MAX) - TC)/(RJC). A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reli- Motorola TMOS Power MOSFET Transistor Device Data able operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature. Although many E-FETs can withstand the stress of drain- to-source avalanche at currents up to rated pulsed current (IDM), the energy rating is specified at rated continuous current (ID), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous ID can safely be assumed to equal the values indicated. 5 MTB10N40E SAFE OPERATING AREA 100 I D , DRAIN CURRENT (AMPS) 40 20 10 s 100 s 10 4 1 ms 2 10 ms 1 RDS(on) LIMIT THERMAL LIMIT PACKAGE LIMIT 0.4 0.2 0.1 EAS, SINGLE PULSE DRAIN-TO-SOURCE AVALANCHE ENERGY (mJ) 600 VGS = 20 V SINGLE PULSE TC = 25C 1 dc 10 ID = 10 A 450 300 150 0 25 1000 100 50 75 100 125 150 VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) TJ, STARTING JUNCTION TEMPERATURE (C) Figure 11. Maximum Rated Forward Biased Safe Operating Area Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature r(t) , NORMALIZED EFFECTIVE TRANSIENT THERMAL RESISTANCE 1 0.7 0.5 D = 0.5 0.3 0.2 0.2 0.1 0.1 0.07 0.05 P(pk) 0.05 t1 t2 DUTY CYCLE, D = t1/t2 0.02 0.03 0.02 0.01 0.01 0.01 RJC(t) = r(t) RJC RJC = 1C/W MAX D CURVES APPLY FOR POWER PULSE TRAIN SHOWN READ TIME AT t1 TJ(pk) - TC = P(pk) RJC(t) SINGLE PULSE 0.02 0.05 0.1 0.2 0.5 1 2 5 10 20 50 100 200 500 1000 t,TIME (ms) Figure 13. Thermal Response di/dt IS trr ta tb TIME 0.25 IS tp IS PD, POWER DISSIPATION (WATTS) 3 RJA = 50C/W Board material = 0.065 mil FR-4 Mounted on the minimum recommended footprint Collector/Drain Pad Size 450 mils x 350 mils 2.5 2.0 1.5 1 0.5 0 25 50 75 100 125 150 TA, AMBIENT TEMPERATURE (C) Figure 14. Diode Reverse Recovery Waveform 6 Figure 15. D2PAK Power Derating Curve Motorola TMOS Power MOSFET Transistor Device Data MTB10N40E INFORMATION FOR USING THE D2PAK SURFACE MOUNT PACKAGE RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process. 0.33 8.38 0.08 2.032 0.42 10.66 0.24 6.096 0.04 1.016 0.12 3.05 0.63 17.02 inches mm POWER DISSIPATION FOR A SURFACE MOUNT DEVICE PD = TJ(max) - TA RJA The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature TA of 25C, one can calculate the power dissipation of the device. For a D2PAK device, PD is calculated as follows. PD = 150C - 25C = 2.5 Watts 50C/W The 50C/W for the D2PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power Motorola TMOS Power MOSFET Transistor Device Data dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of RJA versus drain pad area is shown in Figure 16. RJA , THERMAL RESISTANCE, JUNCTION TO AMBIENT (C/W) The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by TJ(max), the maximum rated junction temperature of the die, RJA, the thermal resistance from the device junction to ambient, and the operating temperature, TA. Using the values provided on the data sheet, PD can be calculated as follows: 70 Board Material = 0.0625 G-10/FR-4, 2 oz Copper 60 TA = 25C 2.5 Watts 50 3.5 Watts 40 5 Watts 30 20 0 2 4 6 8 10 A, AREA (SQUARE INCHES) 12 14 16 Figure 16. Thermal Resistance versus Drain Pad Area for the D2PAK Package (Typical) Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint. 7 MTB10N40E SOLDER STENCIL GUIDELINES Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D2PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or "tombstoning" may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 17 shows a typical stencil for the DPAK and D2PAK packages. The pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste. CCCCCCCC CCCCCCCC CCCCCCCC CCCCCCCC CCCCCCCC CCCCCCCC CCCCCC CC CC CC CC CC SOLDER PASTE OPENINGS STENCIL Figure 17. Typical Stencil for DPAK and D2PAK Packages SOLDERING PRECAUTIONS The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected. * Always preheat the device. * The delta temperature between the preheat and soldering should be 100C or less.* * When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10C. * The soldering temperature and time shall not exceed 260C for more than 10 seconds. 8 * When shifting from preheating to soldering, the maximum temperature gradient shall be 5C or less. * After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress. * Mechanical stress or shock should not be applied during cooling. * Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device. * Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D2PAK is not recommended for wave soldering. Motorola TMOS Power MOSFET Transistor Device Data MTB10N40E RECOMMENDED PROFILE FOR REFLOW SOLDERING For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering the D2PAK to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time. The line on STEP 1 PREHEAT ZONE 1 "RAMP" 200C STEP 2 VENT "SOAK" STEP 3 HEATING ZONES 2 & 5 "RAMP" DESIRED CURVE FOR HIGH MASS ASSEMBLIES the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177 -189C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints. STEP 4 HEATING ZONES 3 & 6 "SOAK" STEP 5 HEATING ZONES 4 & 7 "SPIKE" STEP 6 VENT STEP 7 COOLING 205 TO 219C PEAK AT SOLDER JOINT 170C 160C 150C 150C 140C 100C 100C SOLDER IS LIQUID FOR 40 TO 80 SECONDS (DEPENDING ON MASS OF ASSEMBLY) DESIRED CURVE FOR LOW MASS ASSEMBLIES 50C TIME (3 TO 7 MINUTES TOTAL) TMAX Figure 18. Typical Solder Heating Profile for D2PAK Motorola TMOS Power MOSFET Transistor Device Data 9 MTB10N40E PACKAGE DIMENSIONS C E V B NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. A S -T- SEATING PLANE K J G D STYLE 2: PIN 1. 2. 3. 4. H 3 PL 0.13 (0.005) M GATE DRAIN SOURCE DRAIN DIM A B C D E G H J K S V INCHES MIN MAX 0.340 0.380 0.380 0.405 0.160 0.190 0.020 0.035 0.045 0.055 0.100 BSC 0.080 0.110 0.018 0.025 0.090 0.110 0.575 0.625 0.045 0.055 MILLIMETERS MIN MAX 8.64 9.65 9.65 10.29 4.06 4.83 0.51 0.89 1.14 1.40 2.54 BSC 2.03 2.79 0.46 0.64 2.29 2.79 14.60 15.88 1.14 1.40 T CASE 418B-02 ISSUE B Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. Literature Distribution Centers: USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 10 *MTB10N40E/D* Motorola TMOS Power MOSFET Transistor Device Data MTB10N40E/D