19-0880; Rev 0; 7/07

AVAILABLE

# EVALUATION KIT Integrated High-Voltage LED Driver with Analog and PWM Dimming Control

## **General Description**

The MAX16812 is a peak-current-mode LED driver with an integrated 0.2 $\Omega$  power MOSFET designed to control the current in a single string of high-brightness LEDs (HB LEDs). The MAX16812 can be used in multiple converter topologies such as buck, boost, or buckboost. The MAX16812 operates over a 5.5V to 76V wide supply voltage range.

The MAX16812 features a low-frequency, wide-range brightness adjustment (100:1), analog and PWM dimming control input, as well as a resistor-programmable EMI suppression circuitry to control the rise and fall times of the internal switching MOSFET. A high-side LED current-sense amplifier and a dimming MOSFET driver are also included, simplifying the design and reducing the total component count.

The MAX16812 uses peak-current-mode control, adjustable slope compensation that allows for additional design flexibility. The device has two current regulation loops. The first loop controls the internal switching MOSFET peak current, while the second current regulation loop controls the LED current. Switching frequency can be adjusted from 125kHz to 500kHz.

Additional features include adjustable UVLO, soft-start, external enable/disable input, thermal shutdown, a 1.238V 1% accurate buffered reference, and an onchip oscillator. An internal 5.2V linear regulator supplies up to 20mA to power external devices.

The MAX16812 is available in a thermally enhanced 5mm x 5mm, 28-pin TQFN-EP package and is specified over the automotive -40°C to +125°C temperature range.

> Automotive Lighting: DRL, Fog Lights **Rear Combination Lights** Front and Rear Signal Lights Interior Lighting Warning and Emergency Lighting

Architectural and Industrial Lighting

Typical Application Circuit and Pin Configuration appear at end of data sheet.

M/X/M

## **Features**

- Integrated 76V, 0.2Ω (typ) Power MOSFET
- ♦ 5.5V to 76V Wide Input Range
- Adjustable LED Current with 5% Accuracy
- Floating Differential LED Current-Sense Amplifier

- Floating Dimming N-Channel MOSFET Driver
- PWM LED Dimming with: **PWM Control Signal** Analog Control Signal Chopped VIN Input
- Peak-Current-Mode Control
- 125kHz to 500kHz Adjustable Switching Frequency
- Adjustable UVLO and Soft-Start
- Output Overvoltage Protection
- 5µs LED Current Rise/Fall Times During Dimming **Minimize EMI**
- Overtemperature and Short-Circuit Protection

## **Ordering Information**


PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX16812ATL	$-40^{\circ}$ C to $\pm 125^{\circ}$ C	28 TOENLEP*	T2855-8

[MAX16812ATI+ -40°C to +125°C 28 IQFN-E Т2855-8

+Denotes a lead-free package.

\*EP = Exposed pad.

## Simplified Diagram



Applications

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642. or visit Maxim's website at www.maxim-ic.com.

## **ABSOLUTE MAXIMUM RATINGS**

(All voltages are referenced to AGND, unless SGND	,
IN, EN, LX, DIM	
L_REG, GT, DRV	0.3V to +6V
RT, REF, REFI, CS_OUT, FB, COMP, SRC,	
SLP, TGRM, OV	0.3V to +6V
LV, HV, CS-, CS+, DGT, DD, H_REG	0.3V to +80V
CS+, DGT, H_REG to LV	0.3V to +12V
CS- to LV	0.3V to +0.3V
CS+ to CS-	0.3V to +12V

DD to LV	1V to +80V
Maximum Current into Any Pin (except LX, SRC).	±20mA
Maximum Current into LX and SRC	
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
28-Pin TQFN 5mm x 5mm	
(derate 34.65mW/°C* above +70°C)	2759mW
Operating Temperature Range40	0°C to +125°C
Junction Temperature	
Storage Temperature Range68	5°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

\*As per JEDEC51 standard (multilayer board).

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = V_{EN} = 12V, C_{L_{REG}} = 3.3\mu F, C_{H_{REG}} = 1\mu F, C_{REF} = 47nF, V_{TGRM} = 0V, R_{SRC} = 0.2\Omega, T_A = T_J = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at T\_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Input Voltage Range	VIN		5.5		76.0	V
Quiescent Supply	lq	$V_{TGRM} = 1V, V_{DIM} = 0V$	0.3		2.5	mA
Shutdown Supply Current	ISHDN	V <sub>EN</sub> ≤ 300mV		20	45	μΑ
Internal MOSFET On-Resistance	R <sub>DSON</sub>	$I_{LX} = 1A$ , $V_{IN} > 10V$ , $V_{GT} = V_{DRV} = 5V$		0.2	0.4	Ω
Output Current Accuracy	ILED	$I_{LED} = 350 \text{mA}, \text{R}_{CS} = 1\Omega$	-5		+5	%
Peak Switch Current Limit	ILXLIM		2.6	3.1	3.6	Α
Hiccup Switch Current				6		Α
Switch Leakage Current	ILXLEAK	$V_{EN} = 0V, V_{LX} = 76V, V_{GT} = 0V$		1	10	μA
UNDERVOLTAGE LOCKOUT						
IN Undervoltage Lockout	UVLO	V <sub>IN</sub> rising	4.6	4.9	5.3	V
UVLO Hysteresis				100		mV
EN Threshold Voltage	VEN_THUP	V <sub>EN</sub> rising	1.2	1.38	1.6	V
EN Hysteresis				100		mV
<b>REFERENCE (REF) AND LOW-S</b>	IDE LINEAR	REGULATOR (L_REG)				
Startup Response Time	<b>t</b> POR	V <sub>IN</sub> or V <sub>EN</sub> rising		50		μs
Reference Voltage	V <sub>REF</sub>	$I_{\text{REF}} = 10 \mu A$	1.190	1.238	1.288	V
Reference Soft-Start Charging Current	IREF_SLEW	V <sub>REF</sub> = 0V	25	40	60	μA
L_REG Supply Voltage		$V_{IN} = 7.5V$ , $I_{L_{REG}} = 1mA$	4.9	5.2	5.5	V
L_REG Load Regulation		$I_{L_{REG}} = 20 \text{mA}$			20	Ω
L_REG Dropout Voltage		$I_{L_{REG}} = 25 \text{mA}$		400		mV

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{EN} = 12V, C_{L_{REG}} = 3.3\mu$ F,  $C_{H_{REG}} = 1\mu$ F,  $C_{REF} = 47$ nF,  $V_{TGRM} = 0V$ ,  $R_{SRC} = 0.2\Omega$ ,  $T_A = T_J = -40^{\circ}$ C to  $+125^{\circ}$ C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
PWM COMPARATOR						
COMP Input Leakage Current	ILKCOMP	$\label{eq:VCOMP} \begin{split} V_{COMP} &= 1 V,  V_{SRC} = 0.5 V,  V_{TGRM} = 1 V, \\ V_{DIM} &= 0.5 V \end{split}$	-0.10		+0.10	μA
SRC Input Leakage Current	ILKSRC	$\label{eq:VCOMP} \begin{array}{l} V_{\text{COMP}} = 0V, \ V_{\text{SRC}} = 0.5V, \ V_{\text{TGRM}} = 0V, \\ V_{\text{DIM}} = 0.5V \end{array}$	-5		+5	μA
Comparator Offset Voltage	V <sub>OS(EA)</sub>	(V <sub>COMP</sub> - V <sub>SRC</sub> ) = V <sub>OS</sub>		860		mV
Input Voltage Range	VSRC	$V_{COMP} = V_{SRC} + 860 mV$	0		1.23	V
Propagation Delay	tpD	50mV overdrive		100		ns
ERROR AMPLIFIER						
FB Input Current		$V_{FB} = 1V, V_{REFI} = 1.2V$	-100		+100	nA
REFI Input Current		$V_{FB} = 1V, V_{REFI} = 1V$	-100		+100	nA
Error-Amplifier Offset Voltage	Vos	$V_{FB} = V_{COMP} = 1.2V$	-23		+23	mV
Input Common-Mode Range		$V_{FB} = (V_{COMP} - 0.9V)$	0		1.5	V
Source Current	ICOMP	$(V_{\text{REFI}} - V_{\text{FB}}) \ge 0.5V$	300			μΑ
Sink Current		(V <sub>FB</sub> - V <sub>REFI</sub> ) ≥ 0.5V	80			μΑ
COMP Clamp Voltage	VCOMP	$V_{\text{REF}} = 1.2V, V_{\text{FB}} = 0V$	1.20		2.56	V
DC Gain				72		dB
Unity-Gain Bandwidth				0.8		MHz

## **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = V_{EN} = 12V, C_{L\_REG} = 3.3\mu\text{F}, C_{H\_REG} = 1\mu\text{F}, C_{REF} = 47n\text{F}, V_{TGRM} = 0V, R_{SRC} = 0.2\Omega, R_{CS} = 1\Omega, T_{A} = T_{J} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, unless otherwise noted. Typical values are at T_{A} = +25^{\circ}\text{C}.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
HIGH-SIDE UNDERVOLTAGE LO	OCKOUT ANI	D LINEAR REGULATOR (H_REG) ((V <sub>HV</sub> - V <sub>LV</sub>	() = 21V)			
H_REG Input-Voltage Threshold		V <sub>H_REG</sub> is rising	3.60	3.887	4.20	V
H_REG Supply Voltage		I <sub>H_REG</sub> = 0	4.75	5	5.40	V
H_REG Load Regulation		I <sub>H_REG</sub> = 0 to 3mA			80	Ω
Dropout Voltage		I <sub>H_REG</sub> = 5mA		820		mV
HIGH-SIDE CURRENT-SENSE A	MPLIFIERS (	V <sub>HV</sub> - V <sub>LV</sub> ) = 21V				
CS- Input Bias Current	I <sub>CS-</sub>	$V_{CS-} = V_{LV}, (V_{CS+} - V_{CS-}) = -0.1V$			500	μΑ
CS+ Input Bias Current	I <sub>CS+</sub>	$V_{CS-} = V_{LV}, (V_{CS+} - V_{CS-}) = 0.1V$	-1		+1	μΑ
Input Voltage Range		$V_{CS-} = V_{LV}$	0		0.25	V
Minimum Output Ourront		Sinking	25			
Minimum Output Current	ICS_OUT	Sourcing	400			μΑ
Output Voltage Range	Vcs_out		0		1.5	V
DC Voltage Gain				4		V/V
Unity-Gain Bandwidth				0.8		MHz
Maximum REFI Input Voltage	VREFI				1.0	V


# **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{EN} = 12V, C_{L\_REG} = 3.3\mu\text{F}, C_{H\_REG} = 1\mu\text{F}, C_{REF} = 47n\text{F}, V_{TGRM} = 0V, R_{SRC} = 0.2\Omega, R_{CS} = 1\Omega, T_{A} = T_{J} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, unless otherwise noted. Typical values are at T_{A} = +25^{\circ}\text{C}.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
HIGH-SIDE DIMMING LINEAR RE	GULATOR	((V <sub>HV</sub> - V <sub>LV</sub> ) = 21V)				
Minimum Output Current	la er	$ \begin{array}{l} V_{LV} = V_{CS-},  (V_{CS+} - V_{CS-}) = 0.3V, \\ (V_{DD} - V_{LV}) = 1V,  V_{DIM} = 1V,  V_{TGRM} = 0V, \\ V_{DGT} = 1V,  V_{REFI} = 1.0V,  sinking \end{array} $		1.2		
Minimum Output Current	IDGT			1.2		mA
Output Voltage Range			0.2		5.0	V
DC Gain		C <sub>DGT</sub> = 1nF to LV		60		dB
DD Input Bias Current	IDD	$(V_{DD} - V_{CS}) = 0.5V$	-3		+3	μA
DD Input Low Threshold		$V_{TGRM} = 0V, V_{DIM} = 1V, V_{REFI} = 1.2V,$ $(V_{DGT} - V_{LV}) > 1.5V, V_{DD}$ falling	0.25	0.50	0.75	V
DIMMING (( $V_{HV} - V_{LV}$ ) = 21V)			•			
DIM Input Bias Current	IDIM	$V_{\text{DIM}} = 1.1V$	-1		+1	μA
TGRM Input High Threshold			1.18	1.23	1.27	V
TGRM Reset High-to-TGRM Low Pulse Width				1		μs
TGRM Reset Switch RDS(ON)		V <sub>TGRM</sub> = 1.3V			20	Ω
Dimming Rise and Fall LED Current Times				5		μs
OVERVOLTAGE PROTECTION (	OV)	·				
OV Input High Threshold		V <sub>OV</sub> rising	1.180	1.230	1.292	V
OV Input Threshold Hysteresis				14		mV
OV Input Bias Current	Iov	$V_{OV} = 1.1V$	-1		+1	μA
INTERNAL OSCILLATOR CLOCI	ĸ					
Internal Clock Frequency	fosc	$RT = 2M\Omega$ to AGND	470	525	570	kHz
	IUSC	$RT = 50k\Omega$ to AGND	105	125	155	KI IZ
SLOPE COMPENSATION INPUT	(SLP)	1	1			•
SLP Input Current	ISLP	$V_{SLP} = 0V$		150		μA
LOW-SIDE GATE DRIVE (DRV)	0	1	1			•
DRV Output Low Impedance	R <sub>DRV_LO</sub>	DRV sinking 20mA	3		30	Ω
DRV Output High Impedance	R <sub>DRV</sub> _HI	DRV sourcing 20mA	10		45	Ω
INTERNAL POWER MOSFET	1					1
GT Input Leakage Current		$V_{GT} = 0$ to 5V	-1		+1	μΑ
Internal MOSFET Gate-to-Source Threshold Voltage	V <sub>TH</sub>			2.5		V
Internal MOSFET Gate Charge	Qg	V <sub>LX</sub> = 50V		8		nC
						1

## **Typical Operating Characteristics**


 $(V_{IN} = V_{EN} = 12V, C_{L_{REG}} = 3.3\mu$ F,  $C_{H_{REG}} = 1\mu$ F,  $V_{TGRM} = 0$ V,  $T_{A} = +25^{\circ}$ C, unless otherwise noted.)



M/XI/M

## **Typical Operating Characteristics (continued)**

(VIN = VEN = 12V, CL REG = 3.3µF, CH REG = 1µF, VTGRM = 0V, TA = +25°C, unless otherwise noted.)



MAX16812

## \_Pin Description

PIN	NAME	FUNCTION
1	FB	Low-Side Error Amplifier's Inverting Input
2	COMP	Low-Side Error Amplifier's Output. Connect a compensation network from COMP to FB for stable operation.
3	REFI	Reference Input. V <sub>REFI</sub> provides the reference voltage for the high-side current-sense amplifier to set the LED current.
4	REF	+1.23V Reference Output. Connect an appropriate soft-start capacitor from REF to AGND.
5	CS_OUT	High-Side Current-Sense Amplifier Output. $V_{CS_OUT}$ is proportional to the current through $R_{CS}$ .
6	AGND	Analog Ground
7	EN	Enable Input/Undervoltage Lockout. Connect EN to IN through a resistive voltage-divider to program the UVLO threshold. Connect EN directly to IN to set up the device for 5V internal threshold. Apply a logic-level input to EN to enable/disable the device.
8	IN	Positive Power-Supply Input. Bypass with a 1µF ceramic capacitor to AGND.
9	L_REG	5V Low-Side Regulator Output. Bypass with a 3.3µF ceramic capacitor to AGND.
10	SGND	Signal Ground
11	DD	MOSFET's Drain Voltage-Sense Input. Connect DD to the drain of the external dimming MOSFET.
12	DGT	External Dimming MOSFET's Gate Drive
13	CS+	High-Side Current-Sense Amplifier's Positive Input. Connect $R_{CS}$ between CS+ and CS CS+ is referenced to LV.
14	CS-	High-Side Current-Sense Amplifier's Negative Input. Connect R <sub>CS</sub> between CS- and CS+. CS- is referenced to LV.
15	LV	High-Side Reference Voltage Input. A DC voltage at LV sets the lowest reference point for the high-side current-sense and dimming MOSFET control circuitry.
16	H_REG	High-Side Regulator Output. H_REG provides a regulated supply for high-side circuitry. Bypass with a 1µF ceramic capacitor to LV.
17	HV	High-Side Positive Supply Voltage Input. HV provides power for dimming and LED current-sense circuitry. HV is referenced to LV.
18	DRV	Internal MOSFET Gate Driver Output. Connect to a resistor between DRV and GT to set the rise and fall times at LX.
19	GT	Internal MOSFET GATE. Connect a resistor between GT and DRV to set the rise and fall times at LX.
20, 21	LX	Internal MOSFET Drain
22, 23	SRC	Internal Power MOSFET Source
24	SLP	Slope Compensation Setting. Connect an appropriate external capacitor from SLP to AGND to generate a ramp signal for stable operation.
25	TGRM	Dimming Comparator's Reference/Ramp Generator
26	DIM	Dimming Control Input
27	RT	Resistor-Programmable Internal Oscillator Setting. Connect a resistor from RT to AGND to set the internal oscillator frequency.
28	OV	Overvoltage Protection Input. Connect OV to HI through a resistive voltage-divider to AGND to set the overvoltage limit for the load. When the voltage at OV exceeds the 1.238V (typ) threshold, the gate drive (DRV) for the switching MOSFET is disabled. Once $V_{OV}$ goes below 1.238V by 14mV, the switching MOSFET turns on again.
_	EP	Exposed Pad. Connect EP to a large-area ground plane for effective power dissipation. Do not use as the IC ground connection.




Figure 1. Functional Diagram

## **Detailed Description**

The MAX16812 is a current-mode PWM LED driver with an integrated  $0.2\Omega$  power MOSFET for use in driving HB LEDs. By using two current regulation loops, 5% LED current accuracy is achieved. One current regulation loop controls the internal MOSFET peak current through a sense resistor (R<sub>SRC</sub>) from SRC to ground, while the other current regulation loop controls the average LED current in a single LED string through another sense resistor (R<sub>CS</sub>) in series with the LEDs.

The MAX16812 includes a cycle-by-cycle current limit that turns off the gate drive to the internal MOSFET during an overcurrent condition. The MAX16812 features a programmable oscillator that simplifies and optimizes the design of magnetics. The MAX16812 is well suited for inputs from 5.5V to 76V. An external resistor in series with the internal MOSFET gate can control the rise and fall times on the drain of the internal switching MOSFET, therefore minimizing EMI problems.

The MAX16812 high-frequency, current-mode PWM HB LED driver integrates all the necessary building blocks for driving a series LED string in an adjustable constant current mode with PWM dimming. Current-mode control with leading-edge blanking simplifies control-loop design, and an external adjustable slope-compensation control stabilizes the inner current-mode loop when operating at duty cycles above 50%.

An input undervoltage lockout (UVLO) programs the input supply startup voltage. An external voltagedivider on EN programs the supply startup voltage. If EN is directly connected to the input, the UVLO is set at 5V. A single external resistor from RT to AGND programs the switching frequency from 125kHz to 500kHz.

Wide contrast (100:1) PWM dimming can be achieved with the MAX16812. A DC input on DIM controls the dimming duty cycle. The dimming frequency is set by the sawtooth ramp frequency on TGRM (see the *PWM Dimming* section). In addition, PWM dimming can be achieved by applying a PWM signal to DIM with TGRM set to a DC voltage less than 1.238V. A floating highvoltage driver drives an external n-channel MOSFET in series with the LED string. REFI allows analog dimming of the LED current, further increasing the effective dimming range over PWM alone. The MAX16812 has a 5µs preprogrammed LED current rise and fall time.

A nonlatching overvoltage protection limits the voltage on the internal switching MOSFET under open-circuit conditions in the LED string. The internal thermal shutdown circuit protects the device if the junction temperature should exceed +165°C.

#### **Current-Mode Control**

The MAX16812 offers a current-mode control operation feature with leading-edge blanking that blanks the sensed current signal applied to the input of the PWM current-mode comparator. In addition, a current-limit comparator monitors the same signal at all times and provides cycle-by-cycle current limit. An additional hiccup comparator limits the absolute peak current to two times the cycle-by-cycle current limit. The leading-edge blanking of the current-sense signal prevents noise at the PWM comparator input from prematurely terminating the on-cycle. The switch current-sense signal contains a leading-edge spike that results from the MOSFET gate-charge current, and the capacitive and diode reverse-recovery current of the power circuit. The MAX16812's capacitor-adjustable slope-compensation feature allows for easy stabilization of the inner switching MOSFET current-mode loop. Upon triggering the hiccup current limit, the soft-start capacitor on REF is discharged and the gate drive to DRV is disabled. Once the inductor current falls below the hiccup current limit, the soft-start capacitor is released and it begins to charge after 10µs.

#### **Slope Compensation**

The MAX16812 uses an internal ramp generator for slope compensation. The internal ramp signal resets at the beginning of each cycle and slews at the rate programmed by the external capacitor connected at SLP and an internal I<sub>SLP</sub> current source of 150 $\mu$ A. An internal attenuator attenuates the actual slope compensation signal by a factor of 0.2. Adjust the MAX16812 slew-rate capacitor by using the following equation:

$$C_{\text{SLOPE}} = 0.2 \times \frac{I_{\text{SLP}}}{\text{SR}}$$

where I<sub>SLP</sub> is the charging current in mA and C<sub>SLOPE</sub> is the slope compensation capacitance on the SLP in  $\mu$ F, and SR is the designed slope in mV/ $\mu$ s.

When using the MAX16812 for internal switching MOS-FET duty cycles greater than 50%, the following conditions must be met to avoid current-loop subharmonic oscillations.

$$SR \ge \frac{0.5 \times R_{SRC} \times V_{ND_OFF}}{L} mV/\mu s$$

where R<sub>SRC</sub> is in m $\Omega$ , V<sub>IND\_OFF</sub> is in volts, and L is in  $\mu$ H. L is the inductor connected to the LX pin of the internal switching MOSFET and V<sub>IND\_OFF</sub> is the voltage across the inductor during the off-time of the internal MOSFET.

MAX16812

**AX16812** 

#### **Undervoltage Lockout**

The MAX16812 features an adjustable UVLO through the enable input (EN). Connect EN directly to IN to use the 5V default UVLO. Connect EN to IN through a resistive divider to ground to set the UVLO threshold. The MAX16812 is enabled when  $V_{EN}$  exceeds the 1.38V (typ) threshold.

Calculate the EN UVLO resistor-divider values as follows (see Figure 2):

$$R_{UV1} = R_{UV2} \times \left(\frac{V_{EN}}{V_{UVLO} - V_{EN}}\right)$$

where  $R_{UV1}$  is in the 20k $\Omega$  range, V<sub>EN</sub> is the 1.38V (typ) EN threshold voltage, and V<sub>UVLO</sub> is the desired inputvoltage UVLO threshold in volts. Due to the 100mV hysteresis of the UVLO threshold, capacitor C<sub>EN</sub> is required to prevent chattering at the UVLO threshold due to line impedance drops at power-up and during dimming. If the undervoltage setting is very close to the required minimum operating voltage, there can be jumps in the voltage at IN while dimming. C<sub>EN</sub> should be large enough to limit the ripple on EN to less than 100mV (EN hysteresis) under these conditions so that it does not turn on and off due to the ripple on IN.

#### Soft-Start

The soft-start feature of the MAX16812 allows the LED string current to ramp up in a controlled manner, thus

Figure 2. UVLO Threshold Setting

minimizing output-voltage overshoot. While the part is in UVLO, C<sub>REF</sub> is discharged (Figure 3). Upon coming out of UVLO, an internal current source starts charging C<sub>REF</sub> during the soft-start cycle. Use the following equation to calculate total soft-start time:

$$t_{ST} = C_{REF} \times \frac{1.238}{I_{REF}}$$


where IREF is  $40\mu$ A, CREF is in  $\mu$ F, and tST is in seconds. Operation begins when REF ramps above 0.6V. Once the soft-start is complete, REF is regulated to 1.238V, the internal voltage reference.


#### Low-Side Internal Switching MOSFET Driver Supply (L\_REG)

L\_REG is the regulated (5.2V) internal supply voltage capable of delivering 20mA. L\_REG provides power to the gate drive of the internal switching power MOSFET. VL\_REG is referenced to AGND. Connect a  $3.3\mu$ F ceramic capacitor from L\_REG to AGND.

#### **High-Side Regulator (H\_REG)**

H\_REG is a low-dropout linear regulator referenced to LV. H\_REG provides the gate drive for the external n-channel dimming MOSFET and also powers up the MAX16812's LED current-sense circuitry. Bypass H\_REG to LV with a 1 $\mu$ F ceramic capacitor.





#### High-Side Current-Sense Output (CS\_OUT)

A high-side transconductance amplifier converts the voltage across the LED current-sense resistor (R<sub>CS</sub>) into an internal current output. This current flows through an internal resistor connected to AGND. The voltage gain for the LED current-sense signal is 4. The amplified signal is then buffered and connected through an internal switch to CS\_OUT.

#### **Internal Error Amplifier**

The MAX16812 includes a built-in voltage-error amplifier, which can be used to close the feedback loop. The internal LED current-sense output signal is buffered internally and then connected to CS\_OUT through an internal switch. CS\_OUT is connected to the inverting input (FB) pin of the error amplifier through a resistor. See Figures 4 and 5. The reference voltage for the output current is connected to REFI, the noninverting input of the error amplifier. When the internal dimming signal is low, COMP is disconnected from the output of the error amplifier and CS\_OUT is simultaneously disconnected from the buffered LED current-sense output signal (Figure 5). When the internal dimming signal is high, the output of the op amp is connected to COMP and CS\_OUT is connected to the buffered LED currentsense signal at the same time (Figure 4). This enables the compensation capacitor to hold the charge when the DIM signal has turned off the internal switching MOSFET gate drive. To maintain the charge on the compensation capacitors CCOMP1 and CCOMP2, the capacitors should be of the low-leakage ceramic type.

When the internal dimming signal is enabled, the voltage on the compensation capacitor forces the converter into steady state almost instantaneously. The voltage on COMP is subtracted from the internal slope compensation signal and is then connected to one of the inputs of the PWM comparator. The PWM comparator input is of the CMOS type with very low bias currents.




Figure 4. Internal Error Amplifier Connection (Dimming Signal High)




Figure 5. Internal Error Amplifier Connections (Dimming Signal Low)

#### Analog Dimming

The MAX16812 offers analog dimming of the LED current by allowing the application of an external voltage at REFI. The output current is proportional to the voltage at REFI. Use a potentiometer from REF or directly apply an external voltage source at REFI.

#### **PWM Comparator**

The PWM comparator uses the instantaneous switch current, the error-amplifier output, and the slope compensation to determine when the gate drive DRV to the internal n-channel switching MOSFET turns off. In normal operation, gate drive DRV to the n-channel MOS-FET turns off when:

ISW × RSRC ≥ VCOMP - VOFFSET - VSCOMP

where I<sub>SW</sub> is the current through the internal n-channel switching MOSFET, R<sub>SRC</sub> is the switch current-sense resistor, V<sub>COMP</sub> is the output voltage of the internal amplifier, V<sub>OFFSET</sub> is the internal DC offset, which is a V<sub>BE</sub> drop, and V<sub>SCOMP</sub> is the ramp function that starts at zero and slews at the programmed slew rate (SR).

#### Internal Switching MOSFET Current Limit

The current-sense resistor ( $R_{SRC}$ ), connected between the source of the internal MOSFET and ground, sets the current limit. The SRC input has a voltage trip level ( $V_{SRC}$ ) of 600mV for the cycle-by-cycle current limit. Use the following equation to calculate the value of  $R_{SRC}$ :

$$R_{SRC} = \frac{V_{SRC}}{I_{I X I IM}}$$

where  $I_{\mbox{LXLIM}}$  is the peak current that flows through the switching MOSFET at full load and low line. When the

voltage produced by this current (through the currentsense resistor) exceeds the current-limit (ILIM) comparator threshold, the MOSFET driver (DRV) quickly terminates the current on-cycle. The 200ns leadingedge blanking circuit suppresses the leading-edge spike on the current-sense waveform from appearing at the current-limit comparator. There is also a hiccup comparator (HICCUP) that limits the peak current in the internal switch set at twice the peak limit setting.

#### Internal n-Channel Switching MOSFET Driver (DRV)

L\_REG provides power for the DRV output. Connect a resistor from DRV to gate GT of the internal switching MOSFET to control the switching MOSFET rise and fall times, if necessary.

#### External Dimming MOSFET Gate Drive (DGT)

DGT is the gate drive to the external dimming MOSFET referenced to LV. H\_REG provides the power to the gate drive.

#### **Overvoltage Protection**

The overvoltage protection (OVP) comparator compares the voltage at OV with a 1.238V (typ) internal reference. When the voltage at OV exceeds the internal reference, the OVP comparator terminates PWM switching and no further energy is transferred to the load. Connect OV to HV through a resistive voltage-divider to ground to set the overvoltage threshold at the output.

#### Setting the Overvoltage Threshold

Connect OV to HV or to the high-side of the LEDs through a resistive voltage-divider to set the overvoltage threshold at the output (Figure 6).



Figure 6. OVP Setting

The overvoltage protection (OVP) comparator compares the voltage at OV with a 1.238V (typ) internal reference. Use the following equation to calculate resistor values:

$$R_{OV1} = R_{OV2} \times \left(\frac{V_{OV\_LIM} - V_{OV}}{V_{OV}}\right)$$

where V<sub>OV</sub> is the 1.238V OV threshold. Choose R<sub>OV1</sub> and R<sub>OV2</sub> to be reasonably high-value resistors to prevent the discharge of filter capacitors. This prevents degraded performance during dimming.

#### **Internal Oscillator Switching Frequency**

The oscillator switching frequency is programmed by a resistor connected from RT to AGND. To program the oscillator frequency above 125kHz, choose the appropriate resistor RT from the curves shown in the Oscillator Frequency vs. RT graph in the *Typical Operating Characteristics* section.

#### **PWM Dimming**

PWM dimming can be achieved by driving DIM with an analog voltage less than V<sub>REF</sub>. See Figure 7. An external resistor on TGRM from L\_REG in conjunction with the ramp capacitor, C<sub>TGRM</sub>, from TGRM to AGND creates a sawtooth ramp that is compared with the DC voltage on DIM. The output of the comparator is a pulsating dimming signal. The frequency f<sub>RAMP</sub> of the sawtooth signal on TGRM is given by:

$$f_{RAMP} \cong \frac{3.67}{C_{TGRM} \times R_{TGRM}}$$

Use the following formula to calculate the voltage  $V_{\mbox{DIM}},$  necessary for a given output duty cycle, D:

$$V_{DIM} = D \times 1.238V$$

where V<sub>DIM</sub> is the DC voltage applied to DIM in volts.

The DC voltage for DIM can also be created by connecting DIM to REF through a resistive voltage-divider. Using the required dimming input voltage,  $V_{DIM}$ , calculate the resistor values for the divider string using the following equation:

$$\label{eq:RDIM2} \begin{split} R_{DIM2} = \left[ V_{DIM} \, / \, (V_{REF} - V_{DIM}) \right] \times R_{DIM1} \\ \text{where } V_{REF} \text{ is the voltage on REF.} \end{split}$$




Figure 7. PWM Dimming from REF

PWM dimming can also be achieved by connecting TGRM to a DC voltage less than V<sub>REF</sub> and applying the PWM signal at DIM. The moment the internal dimming signal goes low, gate drive DRV to the internal switching MOSFET is turned off. The error amplifier goes to state B (see the Internal Error Amplifier section and Figures 4 and 5). The peak current in the inductor prior to disabling DRV is ILX. Gate drive DGT to the external dimming MOSFET is held high. Then after a switchover period, gate voltage V<sub>DGT</sub> on the external dimming MOSFET is linearly controlled to reduce the LED current to 0. The fall time of the LED current is controlled by an internal timing circuit to 5µs for the MAX16812. During this period, the gate (DRV) to the internal switching MOSFET is enabled. After the fall time, the gate drive to the external dimming MOSFET is turned off and the gate drive to the internal switching MOSFET is still held high after the switchover period. The peak current in the inductor is controlled at ILX. Then after a time period of 20µs, the gate drive is disabled. The scope shots in Figures 8–11 show the dimming waveforms.

MAX16812




Figure 8. LED Current, Output Voltage, and DRV Waveforms when DIM Signal Goes Low




Figure 9. LED Current, DIM Signal, and DRV Waveforms when DIM Signal Goes Low

When the DIM signal goes high, the LED current is gradually increased to the programmed value. The rise time of the LED current is controlled to 5µs for the MAX16812 by controlling the voltage on DGT. After the rise time, an internal sensing circuit monitors the voltage across the drain to the source of the external dimming MOSFET. The LED current is now controlled at the programmed value by a linear current regulating circuit. Once the voltage across the drain to source of the dimming MOSFET drops below 0.5V, the reference for the linear current regulating circuit is increased to 1.1 times the programmed value. The gate drive (DRV) to the internal switching MOSFET is enabled and the error amplifier is returned to state A (see the *Internal Error Amplifier* section and Figures 4 and 5).




Figure 10. LED Current, Output Voltage, and DRV Waveforms when DIM Signal Goes High




Figure 11. LED Current, DIM Signal, and DRV Waveforms when DIM Signal Goes High

#### **Fault Protection**

The MAX16812 features built-in overvoltage protection and thermal shutdown. Connect a resistive voltagedivider between HV, OV, and AGND to program the overvoltage protection. In the case of a short circuit across the LED string, the temperature of the external dimming MOSFET could exceed the maximum allowable junction temperature. This is due to excess power dissipation in the MOSFET. Use the fault protection circuit shown in Figure 12 to protect the external dimming MOSFET.

Internal thermal shutdown in the MAX16812 safely turns off the IC when the junction temperature exceeds +165°C.



MAX16812




Figure 12. Dimming MOSFET Protection

#### **Inductor Selection**

The minimum required inductance is a function of the operating frequency, the input-to-output voltage differential and the peak-to-peak inductor current ( $\Delta I_L$ ). Higher  $\Delta I_{L}$  allows for a lower inductor value while a lower  $\Delta I_L$  requires a higher inductor value. A lower inductor value minimizes size and cost, improves largesignal transient response, but reduces efficiency due to higher peak currents and higher peak-to-peak output ripple voltage for the same output capacitor. On the other hand, higher inductance increases efficiency by reducing the ripple current,  $\Delta I_{I}$ . However, resistive losses due to the extra turns can exceed the benefit gained from lower ripple current levels, especially when the inductance is increased without allowing for larger inductor dimensions. A good compromise is to choose  $\Delta I_1$  equal to 30% of the full load current. The inductor saturating current specification is also important to avoid runaway current during output overload and continuous short-circuit conditions.

**Buck Configuration:** In a buck configuration (Figure 13), the average inductor current does not vary with the input. The worst-case peak current occurs at the highest input voltage. In this case, the inductance, L, for continuous conduction mode is given by:

$$L = \frac{V_{OUT} \times (V_{INMAX} - V_{OUT})}{V_{INMAX} \times f_{SW} \times \Delta I_{L}}$$

where  $V_{INMAX}$  is the maximum input voltage,  $f_{SW}$  is the switching frequency, and  $V_{OUT}$  is the output voltage.

**Boost Configuration:** In the boost converter, the average inductor current varies with the input voltage and the maximum average current occurs at the lowest input voltage. For the boost converter, the average inductor current is equal to the input current. In this case, the inductance, L, is calculated as:

$$L = \frac{V_{INMIN} \times (V_{OUT} - V_{INMIN})}{V_{OUT} \times f_{SW} \times \Delta I_{L}}$$

where  $V_{INMIN}$  is the minimum input voltage,  $V_{OUT}$  is the output voltage, and  $f_{SW}$  is the switching frequency. See Figure 14.

**Buck-Boost Configuration:** In a buck-boost converter (see the *Typical Application Circuit*), the average inductor current is equal to the sum of the input current and the LED current. In this case, the inductance, L, is:

$$L = \frac{V_{OUT} \times V_{INMIN}}{\left(V_{OUT} + V_{INMIN}\right) \times f_{SW} \times \Delta I_{L}}$$

where  $V_{INMIN}$  is the minimum input voltage,  $V_{OUT}$  is the output voltage, and  $f_{SW}$  is the switching frequency.

MAX16812




Figure 13. Buck Configuration




Figure 14. Boost Configuration




Figure 15. SEPIC Configuration

#### **Output Capacitor**

The function of the output capacitor is to reduce the output ripple to acceptable levels. The ESR, ESL, and the bulk capacitance of the output capacitor contribute to the output ripple. In most of the applications, the output ESR and ESL effects can be dramatically reduced by using low-ESR ceramic capacitors. To reduce the ESL effects, connect multiple ceramic capacitors in parallel to achieve the required capacitance.

In a buck configuration, the output capacitance,  $C_{\text{OUT}},$  is calculated using the following equation:

$$C_{OUT} \ge \frac{(V_{INMAX} - V_{OUT}) \times V_{OUT}}{\Delta V_R \times 2 \times L \times V_{INMAX} \times f_{SW}^2}$$

where  $\Delta V_R$  is the maximum allowable output ripple.

In a boost configuration, the output capacitance,  $C_{\mbox{OUT}},$  is calculated as:

$$C_{OUT} \geq \frac{(V_{OUT} - V_{INMIN}) \times 2 \times I_{OUT}}{\Delta V_{R} \times V_{OUT} \times f_{SW}}$$

where COUT is the output capacitor.

In a buck-boost configuration, the output capacitance,  $C_{\mbox{OUT}}$  is:

$$C_{OUT} \geq \frac{2 \times V_{OUT} \times I_{OUT}}{\Delta V_{R} \times (V_{OUT} + V_{INMIN}) \times f_{SW}}$$

where  $V_{\text{OUT}}$  is the voltage across the load and  $I_{\text{OUT}}$  is the output current.

#### **Input Capacitor**

MAX16812

An input capacitor connected between IN and ground must be used when configuring the MAX16812 as a buck converter. Use a low-ESR input capacitor that can handle the maximum input RMS ripple current. Calculate the maximum RMS ripple using the following equation:

$$I_{\text{IN(RMS)}} = \frac{I_{\text{OUT}} \times \sqrt{V_{\text{OUT}} \times (V_{\text{INMIN}} - V_{\text{OUT}})}}{V_{\text{INMIN}}}$$

When using the MAX16812 in a boost or buck-boost configuration, the input capacitor's RMS current is low and the input capacitance can be small. However, an additional electrolytic capacitor may be required to prevent oscillations due to line impedances.

# MAX16812

#### **Layout Recommendations**

Typically, there are two sources of noise emission in a switching power supply: high di/dt loops and high dv/dt surfaces. For example, traces that carry the drain current often form high di/dt loops. Similarly, the drain of the internal MOSFET connected to the LX pin presents a dv/dt source. Keep all PCB traces carrying switching currents as short as possible to minimize current loops. Use ground planes for best results.


Careful PCB layout is critical to achieve low switching losses and clean, stable operation. Use a multilayer board whenever possible for better noise immunity and power dissipation. Follow these guidelines for good PCB layout:

- Use a large copper plane under the MAX16812 package. Ensure that all heat-dissipating components have adequate cooling. Connect the exposed pad of the device to the ground plane.
- Isolate the power components and high-current paths from sensitive analog circuitry.


- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation. Keep switching loops short.
- Connect AGND and SGND to a ground plane. Ensure a low-impedance connection between all ground points.
- Keep the power traces and load connections short. This practice is essential for high efficiency. Use thick copper PCBs to enhance full-load efficiency.
- Ensure that the feedback connection to FB is short and direct.
- Route high-speed switching nodes away from the sensitive analog areas.
- To prevent discharge of the compensation capacitors, C<sub>COMP1</sub> and C<sub>COMP2</sub>, during the off-time of the dimming cycle, ensure that the PCB area close to these components has extremely low leakage.

## **Typical Application Circuit**

MAX16812



## **Pin Configuration**




## \_Chip Information

PROCESS: BICMOS TRANSISTOR COUNT: 8699

## **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



MAX16812

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

		COMMON DIMENSIONS														EXPOSED PAD VARIATIONS						
VMBCL       INN. NON. MAX. NIN. NON. NON. NIN. NI																PKG		D2			E2	
A1       0       0.002       0.005       0       0.002       0.005       0       0.002       0.005       0       0.002       0.005       0       0.002       0.005       0       0.002       0.005       0       0.002       0.005       0       0.002       0.005       0       0.002       0.001	SYMBOL									_	+	+	+		+		MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
A2       D 20       REF.       D 20       D 20 <thd 20<="" th="">       &lt;</thd>	A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75 0.8	0 0.70	0.75	0.80	0.70	0.75	0.80	T1655-2	3.00	3.10	3.20	3.00	3.10	3.20
b       0.225       0.30       0.35       0.25       0.20       0.25       0.30       0.25       0.20       0.25       0.20       0.25       0.20       0.25       0.20       0.25       0.20       0.25       0.20       0.25       0.20       0.25       0.20       0.25       0.20       0.25       0.20       0.25       0.20       0.25       0.20       0.25       0.20       0.25       0.20       0.25       0.20       0.25       0.20	A1	0	0.02	0.05	0	0.02	0.05	0	0.02 0.0	5 0	0.02	0.05	0	0.02	0.05	T1655-3	3.00	3.10	3.20	3.00	3.10	3.20
D       4.90       5.00       5.10       4.90       5.00       5.10       4.90       5.00       5.10       4.90       5.00       5.10       4.90       5.00       <	A2	_		_		_	_			_		_				T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20
E       4.90       5.00       5.10       4.90       5.00 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>_</td><td></td><td></td><td>T2055-3</td><td>3.00</td><td>3.10</td><td>3.20</td><td>3.00</td><td>3.10</td><td>3.20</td></t<>													_			T2055-3	3.00	3.10	3.20	3.00	3.10	3.20
e       0.80       BSC.       0.65       BSC.       0.50       BSC.       0.40       BSC.         k       0.25       -       0.25       -       0.25       -       0.25       -       0.25       3.15       3.25       3.35       3.15       3.25       3.35       3.15       3.25       3.35       3.15       3.25       3.35       3.15       3.25       3.35       3.15       3.25       3.35       3.15       3.25       3.35       3.15       3.25       3.35       3.15       3.25       3.35       3.15       3.25       3.35       3.15       3.25       3.35       3.25       3.35       3.25       3.25       3.35       3.26       3.26	-		_						<u> </u>			_	_			T2055-4	3.00	3.10	3.20	3.00	3.10	3.20
e       U200       BSL:       U200       D200       <	-	-		<u> </u>			_				<u> </u>	· · · · · ·		· · · ·	<u> </u>	T2055-5	3.15	3.25	3.35	3.15	325	3.35
R       Desp       -       -       0.23       -       -       0.23       -       -       0.23       -       -       0.23       -       -       0.23       -       -       0.23       -       -       0.23       -       -       0.23       -       -       0.23       -       -       0.23       0.40       0.50       0.30       0.40       0.50       0.30       0.40       0.50       0.30       0.40       0.50       0.30       0.40       0.50       0.30       0.40       0.50       0.30       0.40       0.50       0.30       0.40       0.50       0.30       0.40       0.50       0.30       0.40       0.50       0.30       0.40       0.50       0.30       0.40       0.50       0.30       0.40       0.50       0.30       0.40       0.50       0.30       0.40       0.50       0.30       0.40       0.50       0.30 <t< td=""><td></td><td>1</td><td></td><td></td><td></td><td></td><td></td><td></td><td><u> </u></td><td></td><td>1</td><td>1</td><td>-</td><td></td><td><u>SC.</u></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>		1							<u> </u>		1	1	-		<u>SC.</u>							
L       Diss (Leve) (Leve		1										-	1		-				<u> </u>			
ND       4       5       7       8       10         NE       4       5       7       8       10         JEDEC       VHHB       VHHC       WHHD-1       VHHD-2          NDTES!       I. DIMENSIONING & TULERANCING CONFORM TO ASME Y14.5M-1994.       2.80       2.60       2.70       2.80       3.00       3.10       3.20       3.00       3.10       3.20       3.00 <td>_</td> <td>0.30</td> <td></td> <td>  0.50</td> <td>0.45</td> <td></td> <td>0.65</td> <td>0.45</td> <td></td> <td>5 0.30</td> <td></td> <td>1 0.50</td> <td>0.30</td> <td></td> <td>10.50</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	_	0.30		0.50	0.45		0.65	0.45		5 0.30		1 0.50	0.30		10.50							
ND       4       5       7       8       10         JEDEC       VHHB       VHHC       VHHD-1       VHD-2          NUTES:       I.       DMENSIONING & TULERANCING CONFORM TO ASME Y14.5M-1994.        Image: Section 2016 (Section 2016 (		+						<u> </u>														
LEDEC       VHHB       WHHC       WHHD-1       VHHD-2          NOTES:       I.       DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5N-1994.       I.       DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5N-1994.         2.       ALL DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5N-1994.       I.       DIMENSIONIS ARE IN MILLIMETERS. ANGLES ARE IN DECREES.         3.       N IS THE TOTAL NUMBER OF TERMINAL.       NUMBERING CONVENTION SHALL       IDENTIFIER AND TERMINAL. NUMBERING CONVENTION SHALL         CONFIDENT TO JESD 59-1 SPP-02.       DETAILS OF TERMINAL & IDENTIFIER ARE       DIMENSION & APPLIES TO THE NUMBER OF TERMINAL AND IS MEASURED BETVEEN         Q25 mm AND 0.20 mm FROM TERMINAL TIZED TERMINAL AND IS MEASURED BETVEEN       Q25 mm AND 0.30 mm FROM TERMINAL TAND IS MEASURED BETVEEN         Q25 mm AND 0.20 mm FROM TERMINAL TRANUMER OF TERMINAL SIN EACH D AND E SIDE RESPECTIVELY.       THEOTOFINANT TO JEDEC MOE20, EXCEPT EXPLOSED PAD DIMENSION FOR         COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS VELL AS THE TERMINALS.       PRAVING CONFORMS TO JEDEC MOE20, EXCEPT EXPLOSED PAD DIMENSION FOR         TE855-3, TE855-6, T40055-1, AND TANDES-2.       MAND NER OF LEADS SHOWN ARE FOR REFERENCE DNLY.         1.       MARKING IS FOR PACKAGE DRIENTATION REFERENCE DNLY.         1.       MARKING IS FOR PACKAGE DRIENTATION REFERENCE DNLY.         1.       NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY.         1.       NUMBER OF LEADS SHO		+						<u> </u>		+												
NUTES:         1.       DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5N-1994.         2.       ALL DIMENSIONIS ARE IN MULLIMETERS. ANGLES ARE IN DEGREES.         3.       N IS THE TOTAL NUMBER OF TERMINALS.         2.       ALL DIMENSIONS ARE IN MULLIMETERS. ANGLES ARE IN DEGREES.         3.       N IS THE TOTAL NUMBER OF TERMINALS.         2.       ALL DIMENSIONS ARE IN MULLIMETERS. ANGLES ARE IN DEGREES.         3.       N IS THE TOTAL NUMBER OF TERMINALS.         2.       CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 DENTIFIER ARE OPTIONAL, BUT MUST BE LIDCATED VITHIN THE ZONE INDICATED. THE TERMINAL #1         DIPTIDNAL, BUT MUST BE EITHER A MOL DOR NARKED FEATURE.         3.       N D AND NE REFER TO THE NUMBER OF TERMINAL SON EACH D AND E SIDE RESPECTIVELY.         3.       DIMENSION & APPLIES TO THE EXPOSED HEAT SINK SLUG AS VELL AS THE TERMINALS.         3.       DARAVING CONFURMS TO JEDEC MUZED ALL DI REASURED PAD DIMENSION FOR T2855-6, 14055-1 AND T4055-2.         3.       VARPAGE SHALL NOT EXCEPT EXPLOSED DAD DIMENSION FOR T2855-6, 14055-1 AND T4055-2.         3.       NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY.         1.       MARKING IS FOR PACKAGE DIRIENTATION REFERENCE DNLY.         2.       NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY.         3.       DEAD THE EXCEPT EXPLOSE D BAD DIMENSION 'e', ±005.					,							-2	<u> </u>									
NUTES:         1.       DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.         2.       ALL DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.         2.       ALL DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.         3.       N IS THE TOTAL NUMBER OF TERMINALS.         4.       THE TOTAL NUMBER OF TERMINALS.         5.       THE TERMINAL #1 IDENTIFIER AND TERMINALS.         6.       THE TERMINAL #1 IDENTIFIER AND TERMINALS.         73255-5       3.00       3.10       3.20         73255-1       3.00       3.10       3.20       3.00       3.10       3.20         73255-3       3.00       3.10       3.20       3.00       3.10       3.20         73255-4       3.00       3.10       3.20       3.00       3.10       3.20         73255-5       3.00       3.10       3.20       3.00       3.10       3.20         73255-1       3.40       3.50       3.60       3.40       3.50       3.60         74755-2       3.40       3.50       3.60       3.40       3.50       3.60         74755-2       3.40       3.50       3.60       3.40       3.50       3.60         74755-3       74055-1       T								· · · ·		_		-										
NOTES: 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES. 3. N IS THE TOTAL NUMBER OF TERMINAL S. $\bigcirc$ THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO LSD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED VITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR NARKED FEATURE. $\bigcirc$ DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 nn AND 0.30 nn FROM TERMINAL TIP. $\bigcirc$ ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. ?. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION. $\bigcirc$ COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS VELL AS THE TERMINALS. ?. DRAVING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3, T2855-6, T4055-1 AND T4055-2. $\bigcirc$ VARPAGE SHALL NOT EXCEED 0.10 nm. 11. MARKING IS FOR PACKAGE DRIENTATION REFERENCE DNLY. ?. NUMBER OF LEADS SHOWN ARE FOR R																						
NUILES' 1. DIMENSIDINING & TOLERANCING CONFORM TO ASME Y14.5N-1994. 2. ALL DIMENSIDINS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES. 3. N IS THE TOTAL NUMBER OF TERMINALS. $\bigcirc$ THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LIDCATED VITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE ELTHER A MOLD OR MARKED FEATURE. $\bigcirc$ DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETVEEN 0.25 nm AND 0.30 nm FROM TERMINAL SIN EACH D AND E SIDE RESPECTIVELY. 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION. $\bigotimes$ COPLANARITY APPLIES TO THE AUDSED HEAT SINK SLUG AS VELL AS THE TERMINALS. 9. DRAWING CONFORMS TO JEDEC MOZEO, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3, T2855-6, T4055-1 AND T4055-2. $\bigotimes$ VARPAGE SHALL NOT EXCEPD 0.10 nm. 11. MARKING IS FOR PACKAGE DIRINTATION REFERENCE DNLY. 12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY. 13. NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY. 14. LEAD CENTERLINES TO BE AT TRUE POSSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05. 10.100 PACKAGE OUTLINE. 16. 20, 28, 32, 400 THIN QFN, 5X500.8m APPROVAL DISCUPPIED TO THE APPLIES TO MERAFERENCE DNLY. 10. NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY. 12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY. 13. MARKING IS FOR PACKAGE OUTLINE AS DEFINED BY BASIC DIMENSION "e", ±0.05. 10.100 PACKAGE OUTLINE. 16. 20, 28, 32, 400 THIN QFN, 5X500.8m APPROVAL DISCUPPIED TO THE INDICATED INTEL NO.																						
IDENSIDIAND & TOLERANDING CONFIDENTIAL NUMBERING CONVENTION SHALL     ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.     ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.     ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.     AND IS THE TOTAL NUMBER OF TERMINALS.     THE TERMINAL #1 IDENTIFIER AND TERMINALS.     THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL     CONFORM TO JESD 95-1 SPP-OL2. DETAILS OF TERMINAL #1 IDENTIFIER ARE     OPTIONAL, BUT MUST BE LOCATED VITHIN THE ZONE INDICATED. THE TERMINAL #1     IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.     DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETVEEN     0.25 mm AND 0.30 mm FROM TERMINAL AND IS MEASURED BETVEEN     0.25 mm AND 0.30 mm FROM TERMINAL TIP.     AND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.     DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.     COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS VELL AS THE TERMINALS.     DRAVING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR     T2855-3, T2855-6, T4055-1 AND T4055-2.     VARPAGE SHALL NOT EXCEED 0.10 mm.     MARKING IS FOR PACKAGE DIRIENTATION REFERENCE DNLY.     NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY.     NUMBER OF LEADS SHOWN								-004								T3255-4	3.00	3.10	3.20	3.00	3.10	3.20
3. N IS THE TUTAL NUMBER OF TERMINALS.         ▲ THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL         CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE         OPTIONAL, BUT MUST BE LOCATED VITHIN THE ZONE INDICATED. THE TERMINAL #1         DEMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN         0.25 mm AND 0.30 mm FROM TERMINAL TIP.         ▲ ND AND NE REFER TO THE NUMBER OF TERMINAL AND IS MEASURED BETWEEN         0.25 mm AND 0.30 mm FROM TERMINAL TIP.         ▲ ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.         7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.         ▲ COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS VELL AS THE TERMINALS.         9. RRAVING CONFORMS TO JEDEC MOZEO, EXCEPT EXPOSED PAD DIMENSION FOR         T2855-3, 12855-6, T4055-1 AND T4055-2.         ▲ VARPAGE SHALL NOT EXCEED 0.10 mm.         11.       MARKING IS FOR PACKAGE DIRIENTATION REFERENCE DNLY.         12.       NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY.         12.       NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY.         12.       NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY.         12.       NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY.         13.       LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.		DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.					3.00	3.10	3.20	3.00		3.20										
										2 IN 1	JEGKEI	LJ.				T3255-5	3.00	3.10	3.20	3.00	3.10	3.20
CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE DPTIDNAL, BUT MUST BE LIDCATED VITHIN THE ZENE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE. ADJMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETVEEN 0.25 nm AND 0.30 nm FROM TERMINAL TIP. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. 7. DEPOPULATION IS POISSIBLE IN A SYMMETRICAL FASHION. B. DRAVING CONFUNENT TO LEDEC MOZZO, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3, T2855-6, T4055-1 AND T4055-2. VARPAGE SHALL NOT EXCEED 0.10 nm. 11. MARKING IS FOR PACKAGE DIRENTATION REFERENCE DNLY. 12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY. 13. LEAD CENTERLINES TO DE AT TRUE POISITION AS DEFINED BY BASIC DIMENSION 'e', ±0.05. DITLE PACKAGE OUTLINE, 16, 20, 28, 32, 400 THIN QEN, 5X5X0.8m APPROVAL DIRENT TO DETAIL NO.										BERING	CONV	ENT IE	IN SH	ALL.		T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20
IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE. DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION. 3. DEPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS VELL AS THE TERMINALS. 9. DRAVING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3, T2855-6, T4055-1 AND T4055-2. 3. VARPAGE SHALL NOT EXCEED 0.10 mm. 11. MARKING IS FOR PACKAGE DRIENTATION REFERENCE DNLY. 12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY. 12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY. 13. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION 'e', ±0.05. 3. DITLE PACKAGE OUTLINE, 16, 20, 28, 32, 40L THIN QEN, 5X5X0.8m APPROVAL DECENT DOWNED IN THE INFORMAL OF THE INFORMATION IN THE INFORMATION INFORMATION INFORMATION IN THE IN	CI	ONFOR	1 TO	JESD	95-1	SPP-	012.	DETA	ils of t	ERMINA	L #1	IDENT:	IFIER	ARE		T4055-1	3.40	3.50	3.60	3.40	3.50	3.60
DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP. NO AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION. COPLAMARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS VELL AS THE TERMINALS. DRAVING CONFORMS TO JEDEC MOZEO, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3, T2855-6, T4055-1 AND T4055-2. VARPAGE SHALL NOT EXCEED 0.10 mm. MARKING IS FOR PACKAGE DRIENTATION REFERENCE DNLY. NUMBER OF LEADS SHOWN ARE FOR REFERENCE DNLY. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05. DIMENSION "e", ±0.05. DIMENSION AND TE OPICIAL FOR THE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.	0	PTIONA	L, Bl	JT MU	st be	LOCA	ATED	VITH	IN THE Z	INE IN	DICATE	ED, TH	ie ter	MINAL	L #1	T4055-2	3.40	3.50	3.60	3.40	3.50	3.60
	0. 0. 0. 0. 0. 0. 0. 0. 0. 0.	IMENSI 25 mm D AND EPOPUI OPLANI RAVINI 2855-: 'ARPAG ARKING UMBER	DN 6 AND NE F ATIO ARITY 5 COM 5 COM	APPL 0.30 EFER N IS APPL FORMS 855-6 ALL N FOR P EADS	IES T Mm FR TO T POSSI IES T S TO , T40 OT EX ACKAG SHOW	o met om te he nu ble d jedec 55-1 (CEED ie or) in are	TALLIZ ERMINA JMBER N A S E EXP C MD2 AND T 0.10 I IENTA E FOR	2ED T AL TI OF 1 SYMME OSED 20, E2 '4055 '4055 '4055 '10N '10N ' REFI	ERMINAL P. TERMINALS TRICAL F HEAT SI KCEPT EX -2. REFERENCE E	and is on ea Ashion WK slu Posed E onl' NLY.	i meas Ach d I G As Pad 1 Y.	vell Vell	e sii As t Sion f	ie re: The ti	ERMIN		<sup>D</sup> PACł	KAGE C	DUTLIN	E,		
-DRAWING NOT TO SCALE   21-0140																APP			DECUMEN	T CONTRO	L ND.	R

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

© 2007 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.

\_\_\_\_\_ 21