

SEMICONDUCTOR M


# NDT3055L N-Channel Logic Level Enhancement Mode Field Effect Transistor

#### **General Description**

These logic level N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance, and withstand high energy pulse in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as DC motor control and DC/DC conversion where fast switching, low in-line power loss, and resistance to transients are needed.

# Features

- $\label{eq:constraint} \begin{array}{c} \bullet \ \ \, \mbox{4 A, 60 V. R}_{\rm DS(ON)} = 0.100 \ \Omega \ @ \ \mbox{V}_{\rm GS} = 10 \ \mbox{V}, \\ R_{\rm DS(ON)} = 0.120 \ \Omega \ @ \ \mbox{V}_{\rm GS} = 4.5 \ \mbox{V}. \end{array}$
- Low drive requirements allowing operation directly from logic drivers. V<sub>GS(TH)</sub> < 2V.</li>
- High density cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability in a widely used surface mount package.




# **Absolute Maximum Ratings** $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	NDT3055L	Units
V <sub>DSS</sub>	Drain-Source Voltage	60	V
V <sub>GSS</sub>	Gate-Source Voltage - Continuous	±20	V
I <sub>D</sub>	Maximum Drain Current - Continuous (Note 1a)	4	А
	- Pulsed	25	
P <sub>D</sub>	Maximum Power Dissipation (Note 1a)	3	W
	(Note 1b)	1.3	
	(Note 1c)	1.1	
T_J,T <sub>STG</sub>	Operating and Storage Temperature Range	-65 to 150	°C
THERMA	L CHARACTERISTICS		
R <sub>eja</sub>	Thermal Resistance, Junction-to-Ambient (Note 1a)	42	°C/W
R <sub>ejc</sub>	Thermal Resistance, Junction-to-Case (Note 1)	12	°C/W


© 1998 Fairchild Semiconductor Corporation

August 1998

V mV/°C 1 μA 50 μA 00 nA 00 nA	Typ   Max     55   1     55   1     50   100     -100   100	Min   Typ     60   55		Conditions		Symbol
mV/ <sup>ρ</sup> C 1 μA 50 μA 00 nA 2 V	1 50 100				RACTERISTICS	OFF CHAR/
1 μA 50 μA 00 nA 00 nA 2 V	1 50 100	55	to 25 °C	$V_{GS} = 0 V, I_{D} = 250 \mu A$	Drain-Source Breakdown Voltage	BV <sub>DSS</sub>
1 μA 50 μA 00 nA 00 nA 2 V	50 100			$I_{\rm D}$ = 250 µA, Referenced to	Breakdown Voltage Temp. Coefficient	$\Delta BV_{DSS}/\Delta T_{J}$
50 μA 00 nA 00 nA 2 V	50 100			$V_{DS} = 60 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	Zero Gate Voltage Drain Current	DSS
00 nA 00 nA 2 V	100		T_=125°C	DS CC , GS C		DSS
00 nA 2 V			- ,	$V_{GS} = 20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$	Gate - Body Leakage, Forward	GSSF
2 V				$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$	Gate - Body Leakage, Reverse	GSSF
				63 - 7 53 -	ACTERISTICS (Note 2)	
	1.6 2	1 1.6		$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	Gate Threshold Voltage	V <sub>GS(th)</sub>
	-4		to 25 °C	$I_p = 250 \mu\text{A}$ , Referenced to	Gate Threshold Voltage Temp. Coefficient	$\Delta V_{GS(th)} / \Delta T_J$
	0.07 0.1	0.07		$V_{GS} = 10 \text{ V}, I_D = 4 \text{ A}$	Static Drain-Source On-Resistance	R <sub>DS(ON)</sub>
		0.125	T_=125°C	$V_{GS} = 10$ V, $V_D = 17$		<sup>•</sup> DS(ON)
		0.123	1,1200	$V_{GS} = 4.5 \text{ V}, I_{D} = 3.7 \text{ A}$		
A	0.12	10		$V_{GS} = 5, V_{DS} = 10 V$	On-State Drain Current	 I
S	7	-		$V_{\rm DS} = 5 \text{ V}, \ I_{\rm D} = 4 \text{ A}$	Forward Transconductance	g <sub>FS</sub>
				$v_{DS} = o v$ , $v_D = 170$	CHARACTERISTICS	
pF	345	345		$V_{-1} = 25$ , $V_{-1} = 0$ V	Input Capacitance	C <sub>iss</sub>
pF	110			$V_{\rm DS} = 25, V_{\rm GS} = 0 V,$ f = 1.0 MHz	Output Capacitance	C <sub>oss</sub>
pF	30				Reverse Transfer Capacitance	C <sub>rss</sub>
					G CHARACTERISTICS (Note 2)	
20 ns	5 20	5		$V_{DD} = 25, I_{D} = 1 A,$	Turn - On Delay Time	D(on)
20 ns	7.5 20	7.5		$V_{\rm GS} = 10$ V, $R_{\rm GEN} = 6$ $\Omega$	Turn - On Rise Time	r
50 ns	20 50	20		-	Turn - Off Delay Time	t <sub>D(off)</sub>
20 ns	7 20	7			Turn - Off Fall Time	
20 nC	13 20	13		$V_{DS} = 40 \text{ V}, I_{D} = 4 \text{ A},$	Total Gate Charge	
nC	1.7	1.7		$V_{GS} = 10 V$	Gate-Source Charge	8
nC	3.2	3.2			Gate-Drain Charge	
1	1			MUM RATINGS	URCE DIODE CHARACTERISTICS AND MAX	·
2.5 A	2.5			ward Current	Maximum Continuous Drain-Source Diode Fo	s
.2 V	0.8 1.2	0.8	ote 2)	$V_{GS} = 0 V, I_{S} = 2.5 A$ (Note	Drain-Source Diode Forward Voltage	V <sub>SD</sub>
20	13   20     1.7	13 1.7 3.2		MUM RATINGS ward Current $V_{GS} = 0 \text{ V}, \text{ I}_{S} = 2.5 \text{ A}$ (Note	Total Gate Charge   Gate-Source Charge   Gate-Drain Charge   JRCE DIODE CHARACTERISTICS AND MAX   Maximum Continuous Drain-Source Diode Formation	t <sub>f</sub> Q <sub>g</sub> Q <sub>gg</sub> DRAIN-SOUI I <sub>S</sub> V <sub>SD</sub> Notes: 1. R <sub>p,A</sub> is the sum



NDT3055L Rev.A1



### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>TM</sup> CoolFET<sup>TM</sup> CROSSVOLT<sup>TM</sup> E<sup>2</sup>CMOS<sup>TM</sup> FACT<sup>TM</sup> FACT Quiet Series<sup>TM</sup> FAST<sup>®</sup> FAST<sup>®</sup> FASTr<sup>TM</sup> GTO<sup>TM</sup> HiSeC<sup>TM</sup> ISOPLANAR<sup>™</sup> MICROWIRE<sup>™</sup> POP<sup>™</sup> PowerTrench<sup>™</sup> QFET<sup>™</sup> QS<sup>™</sup> Quiet Series<sup>™</sup> SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8

TinyLogic™ UHC™ VCX™

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.