DS15BA101 www.ti.com SNLS234J - OCTOBER 2006 - REVISED APRIL 2013 DS15BA101 1.5 Gbps Differential Buffer with Adjustable Output Voltage Check for Samples: DS15BA101 FEATURES DESCRIPTION * * * * * * * The DS15BA101 is a high-speed differential buffer for cable driving, level translation, signal buffering, and signal repeating applications. Its fully differential signal path ensures exceptional signal integrity and noise immunity and it drives both differential and single-ended transmission lines at data rates in excess of 1.5 Gbps. 1 2 Data Rates from DC to 1.5+ Gbps Differential or Single-ended Input Adjustable Output Amplitude Single 3.3V Supply Industrial -40C to +85C Temperature Low Power: 150 mW (typ) at 1.5 Gbps Space-saving 3 x 3 mm WSON-8 Package APPLICATIONS Output voltage amplitude is adjustable via a single external resistor for level translation and cable driving applications into 50-ohm single-ended and 100-ohm differential mode impedances. * * * * The DS15BA101 is powered from a single 3.3V supply and consumes 150 mW (typ) at 1.5 Gbps. It operates over the full -40C to +85C industrial temperature range and is available in a space saving 3x3 mm WSON-8 package. Cable Extension Applications Level Translation Signal Buffering and Repeating Security Cameras Typical Application Serializer LVPECL 50-ohm Coaxial Cable (i.e. Belden 9914) CML DS15BA101 150 Mbps to 1.5 Gbps DS15EA101 Max Cable Loss ~ 35 dB @ 750 MHz Deserializer 100-ohm Differential Cable (i.e. CAT5e/6/7, Twinax) LVDS 1 2 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright (c) 2006-2013, Texas Instruments Incorporated DS15BA101 SNLS234J - OCTOBER 2006 - REVISED APRIL 2013 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Absolute Maximum Ratings (1) -0.5V to 3.6V Supply Voltage -0.3V to VCC+0.3V Input Voltage (all inputs) Output Current 28 mA -65C to +150C Storage Temperature Range Junction Temperature +150C Lead Temperature (Soldering 4 Sec) Package Thermal Resistance +260C JA WSON-8 +90.7C/W JC WSON-8 +41.2C/W ESD Rating (HBM) 5 kV ESD Rating (MM) 250V (1) "Absolute Maximum Ratings" are those parameter values beyond which the life and operation of the device cannot be ensured. The stating herein of these maximums shall not be construed to imply that the device can or should be operated at or beyond these values. The table of "Electrical Characteristics" specifies acceptable device operating conditions. Recommended Operating Conditions Supply Voltage (VCC - GND): 3.3V 5% Operating Free Air Temperature (TA) DS15BA101SD -40C to +85C DC Electrical Characteristics Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (1) (2) Symbol Parameter Conditions Reference VICM Input Common Mode Voltage See Note (3) IN+, IN- VID Differential Input Voltage Swing VOS Output Common Mode Voltage VOUT Output Voltage ICC (1) (2) (3) (4) 2 Supply Current OUT+, OUT- Min Typ Max Units 0.8 VCC - VID/2 V 100 2000 mVP-P VCC - VOUT/2 V Single-ended, 25 load RVO = 953 1%, 400 mVP-P Single-ended, 25 load RVO = 487 1%, 800 mVP-P See Note (4) 45 49 mA Current flow into device pins is defined as positive. Current flow out of device pins is defined as negative. All voltages are stated referenced to GND. Typical values are stated for VCC = +3.3V and TA = +25C. Specification is ensured by characterization. Maximum ICC is measured at VCC = +3.465V and TA = +70C. Submit Documentation Feedback Copyright (c) 2006-2013, Texas Instruments Incorporated Product Folder Links: DS15BA101 DS15BA101 www.ti.com SNLS234J - OCTOBER 2006 - REVISED APRIL 2013 AC Electrical Characteristics Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (1). Symbol Parameter Conditions (2) DRMAX Maximum Data Rate See Note tLHT Output Low to High Transition Time 20% - 80% (3) tHLT Output High to Low Transition Time tPLHD Propagation Low to High Delay See Note (2) tPHLD Propagation High to Low Delay See Note (2) tTJ Total Jitter 1.5 Gbps (1) (2) (3) Reference Min Typ IN+, IN- 1.5 2.0 OUT+, OUT- Max Units Gbps 120 220 ps 120 220 ps 0.95 1.10 1.35 ns 0.95 1.10 1.35 ns 26 psP-P Typical values are stated for VCC = +3.3V and TA = +25C. Specification is ensured by characterization. Specification is ensured by characterization and verified by test. CONNECTION DIAGRAM IN+ 1 8 OUT+ IN- 2 DAP 7 OUT- GND 3 (GND) 6 GND RVO 4 5 VCC Figure 1. 8-Pad WSON See NGQ Package PIN DESCRIPTIONS Pin # Name Description 1 IN+ Non-inverting input pin. 2 IN- Inverting input pin. 3 GND Circuit common (ground reference). 4 RVO Output voltage amplitude control. Connect a resistor to VCC to set output voltage. 5 VCC Positive power supply (+3.3V). 6 GND Circuit common (ground reference). 7 OUT- Inverting output pin. 8 OUT+ Non-inverting output pin. Submit Documentation Feedback Copyright (c) 2006-2013, Texas Instruments Incorporated Product Folder Links: DS15BA101 3 DS15BA101 SNLS234J - OCTOBER 2006 - REVISED APRIL 2013 www.ti.com DEVICE OPERATION INPUT INTERFACING The DS15BA101 accepts either differential or single-ended input. The inputs are self-biased, allowing for simple AC or DC coupling. DC-coupled inputs must be kept within the specified common-mode range. The IN+ and INpins are self-biased at approximately 2.1V with VCC = 3.3V. The following three figures illustrate typical DCcoupled interface to common differential drivers. 100: Differential T-Line OUT+ IN+ 100: LVDS DS15BA101 IN- OUT- Figure 2. Typical LVDS Driver DC-Coupled Interface to DS15BA101 Input CML3.3V or CML2.5V VCC 50: 50: OUT+ 100: Differential T-Line IN+ 100: DS15BA101 IN- OUT- Figure 3. Typical CML Driver DC-Coupled Interface to DS15BA101 Input 100: Differential T-Line OUT+ IN+ 100: LVPECL DS15BA101 IN- OUT50: 50: Figure 4. Typical LVPECL Driver DC-Coupled Interface to DS15BA101 Input OUTPUT INTERFACING The DS15BA101 uses current mode outputs. Single-ended output levels are 400 mVP-P into AC-coupled 100 differential cable (with RVO = 953) or into AC-coupled 50 coaxial cable (with RVO = 487). Output level is controlled by the value of the RVO resistor connected between the RVO and VCC. The RVO resistor should be placed as close as possible to the RVO pin. In addition, the copper in the plane layers below the RVO network should be removed to minimize parasitic capacitance. The following figure illustrates typical DC-coupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most receivers have a common mode input range that can accomodate CML signals, it is recommended to check respective receiver's datasheet prior to implementing the suggested interface implementation. 4 Submit Documentation Feedback Copyright (c) 2006-2013, Texas Instruments Incorporated Product Folder Links: DS15BA101 DS15BA101 www.ti.com SNLS234J - OCTOBER 2006 - REVISED APRIL 2013 VCC 50: 50: 100: Differential T-Line OUT+ IN+ DS15BA101 CML or LVPECL or LVDS 100: IN- OUT- Figure 5. Typical DS15BA101 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver CABLE EXTENDER APPLICATION The DS15BA101 together with the DS15EA101 form a cable extender chipset optimized for extending serial data streams from serializer/deserializer (SerDes) pairs and field programmable gate arrays (FPGAs) over 100 differential (i.e. CAT5e/6/7 and twinax) and 50 coaxial cables. Setting correct DS15BA101 output amplitude and proper cable termination are keys for optimal operation. The following two figures show recommended chipset configuration for 100 differential and 50 coaxial cables. VCC VCC 50: 953: 50: 0.1 PF 0.1 PF 100: Differential TP Cable RVO IN+ 100: 1 PF 1 PF OUT+ IN+ 100: DS15BA101 DS15EA101 1 PF 1 PF IN- OUT- IN- OUT+ OUT- CAP+ CAP- 1 PF Figure 6. Cable Extender Chipset Connection Diagram for 100 Differential Cables VCC VCC 50: 487: 50: 0.1 PF 0.1 PF 50: Coaxial Cable IN+ 100: RVO OUT+ 1 PF 1 PF IN+ 50: DS15BA101 OUT+ DS15EA101 1 PF IN- IN- OUT25: OUT- CAP+ CAP- 1 PF Figure 7. Cable Extender Chipset Connection Diagram for 50 Coaxial Cables Submit Documentation Feedback Copyright (c) 2006-2013, Texas Instruments Incorporated Product Folder Links: DS15BA101 5 DS15BA101 SNLS234J - OCTOBER 2006 - REVISED APRIL 2013 www.ti.com REFERENCE DESIGN There is a complete reference design (P/N: DriveCable02EVK) available for evaluation of the cable extender chipset (DS15BA101 and DS15EA101). For more information, visit http://www.ti.com/tool/drivecable02evk. Typical Performance 6 Figure 8. 1.5 Gbps Differential DS15BA101 Output RVO = 953, H:100 ps / DIV, V:100 mV / DIV Figure 9. 1.5 Gbps Single-ended DS15BA101 Output RVO = 487, H:100 ps / DIV, V:100 mV / DIV Figure 10. 2.0 Gbps Differential DS15BA101 Output RVO = 953, H:100 ps / DIV, V:100 mV / DIV Figure 11. 2.0 Gbps Single-ended DS15BA101 Output RVO = 487, H:100 ps / DIV, V:100 mV / DIV Submit Documentation Feedback Copyright (c) 2006-2013, Texas Instruments Incorporated Product Folder Links: DS15BA101 DS15BA101 www.ti.com SNLS234J - OCTOBER 2006 - REVISED APRIL 2013 REVISION HISTORY Changes from Revision I (April 2013) to Revision J * Page Changed layout of National Data Sheet to TI format ............................................................................................................ 6 Submit Documentation Feedback Copyright (c) 2006-2013, Texas Instruments Incorporated Product Folder Links: DS15BA101 7 PACKAGE OPTION ADDENDUM www.ti.com 10-Dec-2020 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (C) Device Marking (3) (4/5) (6) DS15BA101SD/NOPB ACTIVE WSON NGQ 8 1000 RoHS & Green SN Level-3-260C-168 HR -40 to 85 BA101 DS15BA101SDE/NOPB ACTIVE WSON NGQ 8 250 RoHS & Green SN Level-3-260C-168 HR -40 to 85 BA101 DS15BA101SDX/NOPB ACTIVE WSON NGQ 8 4500 RoHS & Green SN Level-3-260C-168 HR -40 to 85 BA101 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. Addendum-Page 1 Samples PACKAGE OPTION ADDENDUM www.ti.com 10-Dec-2020 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 20-Sep-2016 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing DS15BA101SD/NOPB WSON NGQ 8 DS15BA101SDE/NOPB WSON NGQ DS15BA101SDX/NOPB WSON NGQ SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 1000 178.0 12.4 3.3 3.3 1.0 8.0 12.0 Q1 8 250 178.0 12.4 3.3 3.3 1.0 8.0 12.0 Q1 8 4500 330.0 12.4 3.3 3.3 1.0 8.0 12.0 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 20-Sep-2016 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DS15BA101SD/NOPB WSON NGQ 8 1000 210.0 185.0 35.0 DS15BA101SDE/NOPB WSON NGQ 8 250 210.0 185.0 35.0 DS15BA101SDX/NOPB WSON NGQ 8 4500 367.0 367.0 35.0 Pack Materials-Page 2 PACKAGE OUTLINE NGQ0008A WSON - 0.8 mm max height SCALE 4.000 PLASTIC SMALL OUTLINE - NO LEAD 3.1 2.9 B A PIN 1 INDEX AREA 3.1 2.9 C 0.8 0.7 SEATING PLANE 0.08 C 1.6 0.1 (0.1) TYP SYMM EXPOSED THERMAL PAD 0.05 0.00 4 5 SYMM 9 2X 1.5 2 0.1 8 1 6X 0.5 8X PIN 1 ID 8X 0.5 0.3 0.3 0.2 0.1 0.05 C A B C 4214922/A 03/2018 NOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance. www.ti.com EXAMPLE BOARD LAYOUT NGQ0008A WSON - 0.8 mm max height PLASTIC SMALL OUTLINE - NO LEAD (1.6) SYMM 8X (0.6) 1 8 (0.75) 8X (0.25) 9 SYMM (2) 6X (0.5) 5 4 (R0.05) TYP ( 0.2) VIA TYP (2.8) LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE:20X 0.07 MIN ALL AROUND 0.07 MAX ALL AROUND EXPOSED METAL EXPOSED METAL SOLDER MASK OPENING METAL METAL UNDER SOLDER MASK NON SOLDER MASK DEFINED (PREFERRED) SOLDER MASK OPENING SOLDER MASK DEFINED SOLDER MASK DETAILS 4214922/A 03/2018 NOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271). 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented. www.ti.com EXAMPLE STENCIL DESIGN NGQ0008A WSON - 0.8 mm max height PLASTIC SMALL OUTLINE - NO LEAD 8X (0.6) SYMM 9 METAL TYP 8 1 8X (0.25) SYMM (1.79) 6X (0.5) 5 4 (R0.05) TYP (1.47) (2.8) SOLDER PASTE EXAMPLE BASED ON 0.1 mm THICK STENCIL EXPOSED PAD 9: 82% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE SCALE:20X 4214922/A 03/2018 NOTES: (continued) 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. www.ti.com IMPORTANT NOTICE AND DISCLAIMER TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2020, Texas Instruments Incorporated