QuadFALC
http://www.siemens.de/semiconductor/falc
s
Product Brief
QuadFALC™
PEB 22554
Quad E1/T1/J1 Framer & Line
Interface Component for Long
and Short Haul Applications
Applications
Wirele s s Ba ses t at ion s
T1/E1/J1 ATM Gateways
T1/E1/J1 Fram e Relay Gateways
T1/E1/J1 Channel & Data
Service Units (CSU, DSU)
ISDN PRI, PBXs
T1/E1/J1 Internet Access Equip.
LAN/WAN Router
SONET/SDH Add/Drop MUXs
T1/E1/ J1 Mul t ip lex er
Digital Access Cross-Connect
Syste ms (D ACS )
Features
Analog Line Interface
Quad analog receive & transmit
circuitry long haul & short haul
for E1/T1/J1 applications
Clock & data recovery
Crystal-less wander and jitter
attenuation/compensation acc.
TR 62411, ETS-TBR 12/13
Low frequency reference clock
Programmable transmit pulse
shape for flexible pulse generation
Transmit line monitoring
Power down function per channel
Frame Aligner
ITU-T G. 704 Frame alignment/
synthesis for 2048/1544 Kbit/s
Programmable Frame Formats:
E1: Double- & CRC Multiframe
T1: F4, F12 (D4), Ext. Super
Frame (ESF), F72 (SLC96)
CRC-4 performance monitoring
Alar m & pe rf o rm a nc e
monitoring per second
Detects & generates LOS (red),
AIS (blue) & RAI (yellow) alarms
System bus data rate scalable
from 1 . 54 4 MH z up t o 16 MHz
Mux/Demux of 4 channels into a
8.192 or 6.176 Mbit/s data bus
Signaling Controller
4 HDLC/LAPD co ntroller (Q.921)
with deep FIFO buffers (64 bytes)
CAS controller with serial CAS
in/output to system interface
ANSI T1.403-Bit Oriented
Messages (BOM)
Time Slot 0 SA8-4 bit handling
via FIFOs
General Features
8/16-Bit µP interface Intel or
Motorola type
34 maskable interrupt sources
Meets japanese requirements
as: JT G. 703, 704, 706, I.431
Test functions e.g. PRBS,
Local-, Remote- & Payload Loop
Software & functional compatible
to PEB 2 255 FALC-LH
Internal/external second timer
Typ. 180 mW power consumption
per channel
3.3 V power supply
JTAG Boundary scan
IEEE1149.1
P-TQFP-144 package 20 x 20 mm
body size, 0.5 pin pitch
The demand for increasing band-
width in existing infrastructure
results in more and more
multiport system solutions.
Based on PEB 2255 FALC-LH the
QuadFALC is perfectly suited to
realise generic, software config-
urable E1/T1/J1 applications.
By including framing, line inter-
face and signaling controller for
four Primary Rate Interfaces in a
single device the QuadFALC
offers outstanding performance
and functionality. Boardspace
and power consumption are
reduced dramatically.
Relying on the well established
software architecture of the
FALC54 and FALC-LH family and
their comprehensive support
mate r i al th e QuadFAL C ca n b e
designed in with minimum effort.
Published by Semiconductor Group
Siemens Aktiengesellschaft
How to reach us:
http://www.siemens.de/semiconductor
© Siemens AG 1998.
All Rights Reserved.
Please note that any information contained in this
publication may be subject to change. Siemens
reserves the right to make changes to or to
discontinue any product or service identified in this
publication without notice.
Please contact our regional offices to receive the
latest version of the relevant information to verify,
before placing orders, that the information being
relied upon is current.
Wien
(+43) 1-1707-356 11
Richmond (Melbourne),
Vic. 3121
(+61) 3-9420 71 11
Brussel/Bruxelles
(+32) 2-536 23 48
São Paulo-SP
(+55) 11-836 23 77/
26 84
Mississauga, Ontario
L5T 1P2
(+1) 905-819 80 00
Zürich
(+41) 1-495 30 65
Düsseldorf
(+49) 211-399 15 51
Laatzen (Hannover)
(+49) 511-877 27 06
Nürnberg
(+49) 911-654 76 22
Stuttgart
(+49) 711-137 33 14
München
(+49) 89-9221 40 86
Ballerup
(+45) 4477-44 77
Tre s Ca nt os -M a dri d
(+34) 91-514 80 00
Saint-Denis CEDEX 2
(+33) 1-4922 31 00
Espoo (Helsinki)
(+35) 9-5105 1
Berkshire RG 12 8FZ
(+44) 1344-39 60 00
Amaroussio/Athen
(+30) 1-686 41 11
Hong Kong
(+852) 2832 05 00
Milano
(+39) 2-6676-1
New Delhi 110 014
(+91) 11-461 74 47
Bangalore 560 001
(+91) 80-227 98 74
Mumbai
(+91) 22-496 21 99
Dublin 4
(+353) 1-603 23 42
Tokyo 141-0022
(+81) 3-5 449 64 11
Penang
(+60) 4-644 99 75
Oslo 5
(+47) 22-63 30 00
Den Haag
(+31) 70-333 24 29
Auckland
(+64) 9-520 30 33
Amadora
(+35) 1-417 00 11
Islamabad
(+92) 51-21 22 00
Warszawa
(+48) 2-670 91 51
Taipei
(+886) 2-2773 66 06
Seoul 135-080
(+82) 2-527 77 00
Moskva
(+7) 095-237-64 76,
-69 11
Kista
(+46) 8-703 35 00
Singapore 349 253
(+65) 840 06 10
Findikli (Istanbul)
(+90) 212-251 09 00
Cupertino, CA 95014
(+1) 408-777 45 00
Cupertino, CA 95014
(+1) 408-257 79 10
Iselin, NJ 08830-2770
(+1) 732-906 43 00
Beijing
(+86) 10-68 57 90 -06,
-07
Shanghai 200003
(+86) 21-6361 26 18/19
Halfway House 1685
(+27) 11-652-20 00,
-27 00
AUS
B
BR
CDN
CH
D
DK
E
F
FIN
GB
GR
HK
I
IND
J
MAL
N
NL
NZ
P
PK
PL
RC
ROK
RUS
S
SGP
TR
USA
VRC
ZA
AIRL
Software Configuration Tool
Application Wizard actively supports the user
during the design phase.
The QuadFALC functionality is explained in detail.
An individual device driver source code can be
automatically generated.
Application Wizard for Communication Systems
Semiconductor Group
QuadFALC Data Sheet
Documentation
Beginners Mode
Expert Mode
QuadFALC Homepage
QuadFALC Application Wizard
for Communication Systems
Ordering No. B119-H7263-X-X-7600
Printed in Germany
PS 08985.
QuadFALC PEB 225 54 Block Dia
g
ram
Documentation and Support Package
Availability
The QuadFALC device is available with complete documentation and
support package. A dedicated engineering support team is there to
assist you. Please contact your local Siemens office for further details.
QuadFALC PEB 225 54 Application Examples
Frame Relay over E1/T1/J1 using QuadFALC, MUNICH128X and MTSL
ATM over E1/T1/J1 Interworking Unit
Data Sheet
Application Notes
Hardware Evaluation System
EASY 22554 with WINEASY
Software for MS Windows95/NT
CD-ROM Support Package
Support Software (low level
driv er , LA PD Pr ot o co l S/W)
Application Wizard: Configura-
tion Software for MS Windows95
& NT for device initialisation
Switching Network
Transmission Line
Analog / Digital
Line Interface
Short and Long Haul
Clock &
Data
Recovery
Coding &
Clocking
Unit CAS
Controller
Receive
Jitter
Compensation
Transmit
Jitter
Compensation
HDLC / BOM
Controller
System Interface
JTAG 1149.1 µP Interface
Frame
Aligner
PEB 22554
QuadFALC PEB 2047
MTSL
PEB 20324
MUNICH128X
T1/E1/J1
T1/E1/J1
T1/E1/J1
T1/E1/J1
System Bus
CPU MEM
E1/T1 Layer Processing
PCM UTOPIA
AAL1 or PHY TC
Sublayer Processing Processing
ATM Layer
Up to 8
E1/T1/J1
PEB 22554
QuadFALC
PEB 22554
QuadFALC
PXB 4240
IWE8
RAM
ATM Layer
e.g. PXB
4350 ALP
Backplane