Click To Buy
Information furnished by Linear Integrated Systems and Micross Components is believed to be accurate and reliable. However, no responsibility is assumed for its use; nor for any infringement of patents or
other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Linear Integrated Systems.
FEATURES
ULTRALOWDRIFT|VGS1‐2/T|≤5µV/°CTYP.
ULTRALOWLEAKAGEIG=80fATYP.
LOWNOISEen=70nV/√HzTYP.
LOWCAPACITANCECISS=3pFMAX.
ABSOLUTEMAXIMUMRATINGS@25°C(unlessotherwisenoted)
MaximumTemperatures
StorageTemperature‐65°Cto+150°C
OperatingJunctionTemperature+150°C
MaximumVoltageandCurrentforEachTransistor–Note1
‐VGSSGateVoltagetoDrainorSource40V
‐VDSODraintoSourceVoltage40V
‐IG
f
GateForwardCurrent10mA
‐IGGateReverseCurrent10µA
MaximumPowerDissipation
DeviceDissipation@FreeAir–Total400mW@+125°C
MATCHINGCHARACTERISTICS@25°CUNLESSOTHERWISENOTED
SYMBOLCHARACTERISTICSVALUEUNITSCONDITIONS
|VGS1‐2/T|max.DRIFTVS.
TEMPERATURE
5µV/°CVDG=10V,ID=30µA
TA=‐55°Cto+125°C
|VGS1‐2|max.OFFSETVOLTAGE25mVVDG=10V,ID=30µA
ELECTRICALCHARACTERISTICS@25°C(unlessotherwisenoted)
SYMBOLCHARACTERISTICSMIN.TYP.MAX.UNITSCONDITIONS
BVGSSBreakdownVoltage4060 ‐‐ VVDS=0ID=1nA
BVGGOGate‐To‐GateBreakdown40 ‐‐ ‐‐ V IG=1nAID=0IS=0
YfSS
TRANSCONDUCTANCE
FullConduction
70
300
500
µmho
VDG=10VVGS=0Vf=1kHz
YfSTypicalOperation50100200µmho VDG=10VID=30µAf=1kHz
|YFS1‐2/YFS|Mismatch ‐‐ 0.63%
IDSS
DRAINCURRENT
FullConduction
0.5
‐‐
10
mA
VDG=10VVGS=0V
|IDSS1‐2/IDSS|MismatchatFullConduction ‐‐ 15%
VGS(off)orV
GATEVOLTAGE
Pinchoffvoltage
0.6
2
4.5
V
VDS=10VID=1nA
VGS(on)OperatingRange ‐‐ ‐‐ 4V VDS=10VID=30µA
‐IGmax.
GATECURRENT
Operating
‐‐
‐‐
0.1
pA
VDG=10VID=30µA
‐IGmax.HighTemperature ‐‐ ‐‐ 0.1nATA=+125°C
‐IGSSmax.AtFullConduction ‐‐ ‐‐ 0.2pAVDS =0
‐IGSSmax.HighTemperature550.5nAVGS=0V,VGS=‐20V,TA=+125°C
IGGOGate‐to‐GateLeakage ‐‐ 1 ‐‐ pAVGG =20V
YOSS
OUTPUTCONDUCTANCE
FullConduction
‐‐
‐‐
5
µmho
VDG=10VVGS=0V
YOSOperating ‐‐ ‐‐ 0.5µmhoVDG=10VID=30µA
CMR
COMMONMODEREJECTION
‐20log|VGS1‐2/VDS|
‐‐
90
‐‐
dB
∆VDS=10to20VID=30µA
‐20log|VGS1‐2/VDS|‐‐ 90 ‐‐ ∆VDS=5to10VID=30µA
NF
NOISE
Figure
‐‐
‐‐
1
dB
VDS=10VVGS=0VRG=10MΩ
f=100HzNBW=6Hz
enVoltage ‐‐ 2070nV/√HzVDS=10VID=30µAf=10HzNBW=1Hz
CISS
CAPACITANCE
Input
‐‐
‐‐
3
pF
VDS=10V,VGS=0V,f=1MHz
CRSSReverseTransfer ‐‐ ‐‐ 1.5pFVDS=10V,VGS=0V,f=1MHz
CDDDrain‐to‐Drain ‐‐ ‐‐ 0.1pFVDS=10V,ID=30µA
LS830
MONOLITHIC DUAL
N-CHANNEL JFET
Linear S
stems Ultra Low Leaka
e Low Drift Monolithic Dual JFET
LS830 Applications:
Wideband Differential Amps
High-Speed,Temp-Compensated Single-
Ended Input Amps
High-Speed Comparators
Impedance Converters and vibrations
detectors.
The LS830 is a high-performance monolithic dual
JFET featuring extremely low noise, tight offset voltage
and low drift over temperature specifications, and is
targeted for use in a wide range of precision
instrumentation applications. The LS830 features a 5-
mV offset and 10-µV/°C drift.
The hermetically sealed TO-71 & TO-78 packages are
well suited for military applications.
(See Packaging Information).
Available Packages:
LS830 / LS830 in TO-71 & TO-78
LS830 / LS830 available as bare die
Please contact Micross for full
acka
e and die dimensions
Note 1 – These ratings are limiting values above which the serviceability of any semiconductor may be impaired
Tel: +44 1603 788967
Email: chipcomponents@micross.com
Web: http://www.micross.com/distribution
TO-71 & TO-78 (Top View)