LVCMOS
DC Balance Encoder
Parallel-to-Serial
TxIN0
Control
TxCLKIN
Pre-Emp
Serial-to-Parallel
Control
Decoding, Alignment
LVCMOS
CDR/PLL
Cable Deskew
High-Speed
Serial Data
TxOUT0+
TxOUT0 -
TxOUT1+
TxOUT1 -
RxIN1 +
RxIN0+
RxIN0 -
RxIN1 -
PLL
Tx - SERIALIZER
TxIN15
TxIN16
TxIN31
RxOUT0
RxCLKOUT
RxOUT15
RxOUT16
RxOUT31
100:differential pairs
Rx - DESERIALIZER
MODE
BISTEN
R_FB
PDB
VSEL
PRE
REN
R_FB
PDB
LOCK
BIST BIST
DS92LV3221, DS92LV3222
www.ti.com
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
DS92LV3221/DS92LV3222 20-50 MHz 32-Bit Channel Link II Serializer / Deserializer
Check for Samples: DS92LV3221,DS92LV3222
1FEATURES APPLICATIONS
2• Wide Operating Range Embedded Clock • Industrial Imaging (Machine-vision) and
SER/DES Control
– Up to 32-bit Parallel LVCMOS Data • Security and Surveillance Cameras and
Infrastructure
– 20 to 50 MHz Parallel Clock • Medical Imaging
– Up to 1.6 Gbps Application Data Paylod
• Simplified Clocking Architecture DESCRIPTION
– No Separate Serial Clock Line The DS92LV3221 (SER) serializes a 32-bit data bus
– No Reference Clock Required into 2 embedded clock LVDS serial channels for a
data payload rate up to 1.6 Gbps over cables such as
– Receiver Locks to Random Data CATx, or backplanes FR-4 traces. The companion
• On-chip Signal Conditioning for Robust Serial DS92LV3222 (DES) deserializes the 2 LVDS serial
Connectivity data channels, de-skews channel-to-channel delay
– Transmit Pre-Emphasis variations and converts the LVDS data stream back
into a 32-bit LVCMOS parallel data bus.
– Data Randomization
– DC-Balance Encoding On-chip data Randomization/Scrambling and DC
balance encoding and selectable serializer Pre-
– Receive Channel Deskew emphasis ensure a robust, low-EMI transmission over
– Supports up to 10m CAT-5 at 1.6Gbps longer, lossy cables and backplanes. The
• Integrated LVDS Terminations Deserializer automatically locks to incoming data
without an external reference clock or special sync
• Built-in AT-SPEED BIST for End-To-End patterns, providing an easy “plug-and-lock” operation.
System Testing
• AC-Coupled Interconnect for Isolation and By embedding the clock in the data payload and
including signal conditioning functions, the Channel-
Fault Protection Link II SerDes devices reduce trace count, eliminate
• > 4KV HBM ESD Protection skew issues, simplify design effort and lower
• Space-Saving 64-pin TQFP Package cable/connector cost for a wide variety of video,
• Full Industrial Temperature Range: -40° to control and imaging applications. A built-in AT-
SPEED BIST feature validates link integrity and may
+85°C be used for system diagnostics.
BLOCK DIAGRAM
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 2009–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
DS92LV3221
12
RSVD2
11
RSVD1
10
R_FB
9
BISTEN
8
PDB
7
TxCLKIN
6
TxIN31
5
TxIN30
4
TxIN29
3
VDD
2TxIN25
1
16
15
14
13
TxIN24
TxIN26
TxIN27
VSS
TxIN28
64
TxIN19
63
TxIN18
62
TxIN17
61
TxIN16
60
VDDPLL
59
VSSPLL
58
VSSPLL
57
VDDPLL
56
55
54
53
52
51
50
49
TxIN20
TxIN21
TxIN22
TxIN23
TxIN15
TxIN14
IOVSS
IOVDD
17
18
19
20
21
22
23
24
25
26
27
28
PRE
VSEL
NC
NC
NC
NC
VSSA
VDDA
TxOUT1-
TxOUT1+
TxOUT0-
TxOUT0+
29
30
31
32
VDD
VSS
VSS
VDD
37
38
39
40
41
42
43
44
45
46
47
48
TxIN2
TxIN3
TxIN4
TxIN5
TxIN6
TxIN7
TxIN8
VDD
VSS
TxIN9
TxIN12
TxIN11
33
34
35
36
TxIN0
TxIN1
TxIN10
TxIN13
DS92LV3221, DS92LV3222
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
www.ti.com
Top View
Figure 1. DS92LV3221 Pin Diagram
64-Pin TQFP (PAG Package)
2Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV3221 DS92LV3222
DS92LV3221, DS92LV3222
www.ti.com
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
DS92LV3221 Serializer PIN DESCRIPTIONS
Pin # Pin Name I/O, Type Description
LVCMOS PARALLEL INTERFACE PINS
10–8, TxIN[31:29], I, LVCMOS Serializer Parallel Interface Data Input Pins.
5–1, TxIN[28:24],
64–57, TxIN[23:16],
52–51, TxIN[15:14],
48–44. TxIN[13:9],
41–33 TxIN[8:0]
11 TxCLKIN I, LVCMOS Serializer Parallel Interface Clock Input Pin. Strobe edge set by R_FB configuration pin.
CONTROL AND CONFIGURATION PINS
12 PDB I, LVCMOS Serializer Power Down Bar (ACTIVE LOW)
PDB = L; Device Disabled, Differential serial outputs are put into TRI-STATE stand-by mode,
PLL is shutdown
PDB = H; Device Enabled
19 PRE I, LVCMOS PRE-emphasis level select pin
PRE = (RPRE > 12kΩ); Imax = [(1.2/R) x 20 x 2], Rmin = 12kΩ.
PRE = H or floating; pre-emphasis is disabled.
14 R_FB I, LVCMOS Rising/Falling Bar Clock Edge Select
R_FB = H; Rising Edge,
R_FB = L; Falling Edge
20 VSEL I, LVCMOS VOD (Differential Output Voltage) Llevel Select
VSEL = L; Low Swing,
VSEL = H; High Swing
13 BISTEN I, LVCMOS BIST Enable
BISTEN = L; BIST OFF, (default), normal operating mode.
BISTEN = H; BIST Enabled (ACTIVE HIGH)
15, 16 RSVD I, LVCMOS Reserved — MUST BE TIED LOW
21, 22, NC Do Not Connect, leave pins floating
23, 24
LVDS SERIAL INTERFACE PINS
28, 30 TxOUT[1:0]+ O, LVDS Serializer LVDS Non-Inverted Outputs(+)
27, 29 TxOUT[1:0]- O, LVDS Serializer LVDS Inverted Outputs(-)
POWER / GROUND PINS
7, 18, 32, VDD VDD Digital Voltage supply, 3.3V
42
6, 17, 31, VSS GND Digital ground
43
53, 56 VDDPLL VDD Analog Voltage supply, PLL POWER, 3.3V
54, 55 VSSPLL GND Analog ground, PLL GROUND
26 VDDA VDD Analog Voltage supply
25 VSSA GND Analog ground
49 IOVDD VDD Digital IO Voltage supply Connect to 1.8V typ for 1.8V LVCMOS interface Connect to 3.3V typ for
3.3V LVCMOS interface
50 IOVSS GND Digital IO ground
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: DS92LV3221 DS92LV3222
DS92LV3222
12
VDD
11
VSS
10
RxOUT24
9
RxOUT25
8
RxOUT26
7
RxOUT27
6
RxOUT28
5
VDD
4
VSS
3
RxOUT29
2VSSPLL
1
16
15
14
13
VDDPLL
LOCK
RxCLKOUT
RxOUT30
RxOUT31
64
NC
63
NC
62
NC
61
NC
60
VSSA
59
VDDA
58
RxIN1-
57
RxIN1+
56
55
54
53
52
51
50
49
VDD
VSS
VSSPLL
VDDPLL
RxIN0-
RxIN0+
REN
PDB
17
18
19
20
21
22
23
24
25
26
27
28
RxOUT23
RxOUT22
RxOUT21
RxOUT20
RxOUT19
RxOUT18
RxOUT17
VDD
VSS
RxOUT16
RxOUT15
RxOUT14
29
30
31
32
VSS
VDD
RxOUT13
RxOUT12
37
38
39
40
41
42
43
44
45
46
47
48
RxOUT9
RxOUT8
RxOUT7
RxOUT6
RxOUT5
VDDPLL
VSSPLL
RxOUT4
RxOUT3
RxOUT2
RSVD
RxOUT0
33
34
35
36
RxOUT11
RxOUT10
RxOUT1
R_FB
DS92LV3221, DS92LV3222
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
www.ti.com
Top View
Figure 2. DS92LV3222 Pin Diagram
64-Pin TQFP (PAG Package)
4Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV3221 DS92LV3222
DS92LV3221, DS92LV3222
www.ti.com
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
DS92LV3222 DESERIALIZER PIN DESCRIPTIONS
Pin # Pin Name I/O, Type Description
LVCMOS PARALLEL INTERFACE PINS
5–7, RxOUT[31:29], O, LVCMOS Deserializer Parallel Interface Data Output Pins.
10–14, RxOUT[28:24],
19–25, RxOUT[23:17],
28–32, RxOUT[16:12],
33–39, RxOUT[11:5],
42–46 RxOUT[4:0]
4 RxCLKOUT O, LVCMOS Deserializer Recovered Clock Output. Parallel data rate clock recovered from the embedded
clock.
3 LOCK O, LVCMOS LOCK indicates the status of the receiver PLL LOCK = L; deserializer CDR/PLL is not locked,
RxOUT[31:0] and RCLK are TRI-STATED
LOCK = H; deserializer CDR/PLL is locked
CONTROL AND CONFIGURATION PINS
48 R_FB I, LVCMOS Rising/Falling Bar Clock Edge Select
R_FB = H; RxOUT clocked on rising edge
R_FB = L; RxOUT clocked on falling edge
50 REN I, LVCMOS Deserializer Enable, DES Output Enable Control Input (ACTIVE HIGH)
REN = L; disabled, RxOUT[31:0] and RxCLKOUT TRI-STATED, PLL still operational
REN = H; Enabled (ACTIVE HIGH)
49 PDB I, LVCMOS Power Down Bar, Control Input Signal (ACTIVE LOW)
PDB = L; disabled, RxOUT[31:0], RCLK, and LOCK are TRI-STATED in stand-by mode, PLL
is shutdown
PDB = H; Enabled
47 RSVD I, LVCMOS Reserved — MUST BE TIED LOW
57, 58, NC Do Not Connect, leave pins floating
59, 60
LVDS SERIAL INTERFACE PINS
51, 53 RxIN[0:1]+ I, LVDS Deserializer LVDS Non-Inverted Inputs(+)
52, 54 RxIN[0:1]- I, LVDS Deserializer LVDS Inverted Inputs(-)
POWER / GROUND PINS
9, 16, VDD VDD Digital Voltage supply, 3.3V
17, 26,
61
8, 15, VSS GND Digital Ground
18, 27,
62
55 VDDA VDD Analog LVDS Voltage supply, POWER, 3.3V
56 VSSA GND Analog LVDS GROUND
1, 40, VDDPLL VDD Analog Voltage supply PLL VCO POWER, 3.3V
64
2, 41, VSSPLL GND Analog ground, PLL VCO GROUND
63
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: DS92LV3221 DS92LV3222
DS92LV3221, DS92LV3222
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ABSOLUTE MAXIMUM RATINGS(1)(2)
Supply Voltage (VDD)−0.3V to +4V
LVCMOS Input Voltage −0.3V to (VDD +0.3V)
LVCMOS Output Voltage −0.3V to (VDD +0.3V)
LVDS Deserializer Input Voltage −0.3V to +3.9V
LVDS Driver Output Voltage −0.3V to +3.9V
Junction Temperature +125°C
Storage Temperature −65°C to +150°C
Lead Temperature (Soldering, 4 seconds) +260°C
Maximum Package Power Dissipation Capacity Package Derating 1/θJA °C/W above +25°C
θJA 35.7 °C/W(3)
θJC 12.6 °C/W
ESD Rating (HBM) >4 kV
(1) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications.
(2) “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.
(3) 4 Layer JEDEC
RECOMMENDED OPERATING CONDITIONS Min Nom Max Units
Supply Voltage (VDD) 3.135 3.3 3.465 V
Supply Voltage (IOVDD) 3.3V I/O Interface 3.135 3.3 3.465 V
(SER ONLY) 1.8V I/O Interface 1.71 1.8 1.89 V
Operating Free Air Temperature (TA)−40 +25 +85 °C
Input Clock Rate 20 50 MHz
Tolerable Supply Noise 100 mVP-P
ELECTRICAL CHARACTERISTICS
Over recommended operating supply and temperature ranges unless otherwise specified.(1)(2)
Symbol Parameter Conditions Min Typ Max Units
LVCMOS DC SPECIFICATIONS
VIH High Level Input Voltage Tx: IOVDD = 1.71V to 1.89V 0.65 x IOVDD +
IOVDD 0.3 V
Tx: IOVDD = 3.135V to 3.465V 2.0 VDD
Rx
VIL Low Level Input Voltage Tx: IOVDD = 1.71V to 1.89V 0.35 x
GND IOVDD V
Tx: IOVDD = 3.135V to 3.465V GND 0.8
Rx
VCL Input Clamp Voltage ICL =−18 mA −0.8 −1.5 V
IIN Input Current Tx: VIN = 0V or 3.465V(1.89V) −10 +10
IOVDD = 3.465V(1.89V) µA
Rx: VIN = 0V or 3.465V −10 +10
(1) Typical values represent most likely parametric norms at VDD = 3.3V, TA= +25°C, and at the Recommended Operating Conditions at
the time of product characterization and are not verified.
(2) Current into a the device is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground
except VOD,ΔVOD, VTH, VTL which are differential voltages.
6Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV3221 DS92LV3222
DS92LV3221, DS92LV3222
www.ti.com
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
ELECTRICAL CHARACTERISTICS (continued)
Over recommended operating supply and temperature ranges unless otherwise specified.(1)(2)
Symbol Parameter Conditions Min Typ Max Units
VOH High Level Output Voltage IOH =−2mA 2.4 3.0 VDD V
VOL Low Level Output Voltage IOH =−2mA GND 0.33 0.5 V
IOS Output Short Circuit Current VOUT = 0V −22 −40 mA
IOZ TRI-STATE Output Current PDB = 0V, −10 +10 μA
VOUT = 0V or VDD
SERIALIZER LVDS DC SPECIFICATIONS
VOD Output Differential Voltage No pre-emphasis, VSEL = L 350 440 525 mVP-P
(VSEL = H) (629) (850) (1000)
ΔVOD Output Differential Voltage Unbalance VSEL = L, No pre-emphasis 1 50 mVP-P
VOS Offset Voltage VSEL = L, No pre-emphasis 1.00 1.25 1.50 V
ΔVOS Offset Voltage Unbalance VSEL = L, No pre-emphasis 4 50 mV
IOS Output Short Circuit Current TxOUT[1:0] = 0V, PDB = VDD,−2−5
VSEL = L, No pre-emphasis mA
TxOUT[1:0] = 0V, PDB = VDD,−6−10
VSEL = H, No pre-emphasis
IOZ TRI-STATE Output Current PDB = 0V, TxOUT[1:0] = 0V OR VDD −15 ±1 +15 µA
PDB = VDD, TxOUT[1:0] = 0V OR VDD −15 ±1 +15 µA
RTOutput Termination Internal differential output termination 90 100 130 Ω
between differential pairs
SERIALIZER SUPPLY CURRENT (DVDD, PVDD AND AVDD PINS)(3)
IDDTD Serializer (Tx) Total Supply Current f= 50 MHz, CHECKER BOARD pattern 120 145
(includes load current) VSEL = H, PRE = OFF
f= 50 MHz, CHECKER BOARD pattern 120 145
VSEL = H, RPRE = 12 kΩmA
f= 50 MHz, RANDOM pattern 115 135
VSEL = H, PRE = OFF
f= 50 MHz, RANDOM pattern 115 135
VSEL = H, RPRE = 12 kΩ
IDDTZ Serializer Supply Current TPWDNB = 0V 2 50 µA
Power-down (All other LVCMOS Inputs = 0V)
DESERIALIZER LVDS DC SPECIFICATIONS
VTH Differential Threshold High Voltage VCM = +1.8V +50 mV
VTL Differential Threshold Low Voltage −50 mV
RTInput Termination Internal differential output termination 90 100 130 Ω
between differential pairs
IIN Input Current VIN = +2.4V, VDD = 3.6V ±100 ±250 µA
VIN = 0V, VDD = 3.6V ±100 ±250 µA
DESERIALIZER SUPPLY CURRENT (DVDD, PVDD AND AVDD PINS)(3)
f = 50 MHz, CL= 8 pF, 145 185
CHECKER BOARD pattern mA
f = 50 MHz, CL= 8 pF, 122 140
RANDOM pattern
IDDRZ Deserializer Supply Current Power-down PDB = 0V
(All other LVCMOS Inputs = 0V, 100 µA
RxIN[1:0](P/N) = 0V)
(3) DIGITAL, PLL, AND ANALOG VDDS
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: DS92LV3221 DS92LV3222
DS92LV3221, DS92LV3222
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
www.ti.com
SERIALIZER INPUT TIMING REQUIREMENTS FOR TCLK
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol Parameter Conditions Min Typ Max Units
tCIP TxCLKIN Period 20 tCIP 50 ns
tCIH TxCLKIN High Time 20 MHz – 50 MHz 0.45 x 0.55 x
0.5 x tCIP ns
tCIP tCIP
tTCIL TxCLKIN Low Time 20 MHz – 50 MHz 0.45 x 0.55 x
0.5 x tCIP ns
Figure 5 tCIP tCIP
tCIT TxCLKIN Transition Time 20 MHz – 50 MHz 0.5 1.2 ns
Figure 4
tJIT TxCLKIN Jitter ±100 psP-P
SERIALIZER SWITCHING CHARACTERISTICS
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol Parameter Conditions Min Typ Max Units
tLLHT LVDS Low-to-High Transition Time No pre-emphasis 350 ps
Figure 3
tLHLT LVDS High-to-Low Transition Time 350 ps
tSTC TxIN[31:0] Setup to TxCLKIN IOVDD = 1.71V to 1.89V 0
Figure 5 ns
IOVDD = 3.135V to 3.465V 0
tHTC TxIN[31:0] Hold from TxCLKIN IOVDD = 1.71V to 1.89V 2.5 ns
IOVDD = 3.135V to 3.465V 2.25
tPLD Serializer PLL Lock Time Figure 7 4400 x 5000 x ns
tCIP tCIP
tLZD Data Output LOW to TRI-STATE See(1) 5 10 ns
Delay
tHZD Data Output TRI-STATE to HIGH See(1) 5 10 ns
Delay
tSD Serializer Propagation Delay - Latency f = 50 MHz, R_FB = H, 4.5 tCIP +
PRE = OFF, 6.77
Figure 6
f = 50 MHz, R_FB = L, 4.5 tCIP + 4.5 tCIP + 4.5 tCIP + ns
PRE = OFF, 5.63 7.09 9.29
Figure 6
f = 20 MHz, R_FB = H, 4.5 tCIP + 4.5 tCIP + 4.5 tCIP +
PRE = OFF, 6.57 8.74 10.74
tLVSKD LVDS Output Skew LVDS differential output channel-to- 30 500 ps
channel skew
ΛSTXBW Jitter Transfer Function -3 dB f = 50 MHz 2.8 MHz
Bandwidth Figure 13
δSTX Serializer Jitter Transfer Function f = 50 MHz 0.3 dB
Peaking
(1) When the Serializer output is at TRI-STATE the Deserializer will lose PLL lock. Resynchronization MUST occur before data transfer.
8Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV3221 DS92LV3222
DS92LV3221, DS92LV3222
www.ti.com
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
DESERIALIZER SWITCHING CHARACTERISTICS
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol Parameter Conditions Min Typ Max Units
tROCP Receiver Output Clock Period tROCP = tCIP 20 tROCP 50 ns
Figure 9
tRODC RxCLKOUT Duty Cycle 45 50 55 %
tROTR LVCMOS Low-to-High Transition CL= 8pF 3.2 ns
Time (lumped load)
Figure 8
tROTF LVCMOS High-to-Low Transition 3.5 ns
Time
tROSC RxOUT[31:0] Setup to RxCLKOUT f = 50 MHz 0.5 x
5.6 ns
tROCP
tROHC RxOUT[31:0] Hold to RxCLKOUT 0.5 x
7.4 ns
tROCP
tHZR Data Output High to TRI-STATE Figure 11 5 10 ns
Delay
tLZR Data Output Low to TRI-STATE 5 10 ns
Delay
tZHR Data Output TRI-STATE to High 5 10 ns
Delay
tZLR Data Output TRI-STATE to Low 5 10 ns
Delay
tRD Deserializer Porpagation Delay – 5.5 x ns
f = 20 MHz
Latency tROCP +
Figure 10 3.35
5.5 x ns
f = 50 MHz tROCP +
6.00
tRPLLS Deserializer PLL Lock Time 20 MHz – 50 MHz 128k x
Figure 11 ns
tROCP
See(1)
TOLJIT Deserializer Input Jitter Tolerance 0.25 UI
tLVSKR LVDS Differential Input Skew 20 MHz – 50 MHz 0.4 x ns
Tolerance Figure 15 tROCP
(1) tRPLLS is the time required by the Deserializer to obtain lock when exiting power-down mode.
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: DS92LV3221 DS92LV3222
|
|
SYMBOL N+1
||
SYMBOL N
|
|
SYMBOL N-1
||
SYMBOL NSYMBOL N
TxOUT
TxCLKIN
TxIN SYMBOL N-1 SYMBOL N SYMBOL N+1 SYMBOL N
||
||
SYMBOL N+3
||
||
||
||
-3
|
+2
-2SD
t
TxCLKIN
TxIN Setup Hold
tCIH + tCIL
tCIP
tSTC tHTC
20%
80% 80%
20%
VDDIO
0V
TxCLKIN
tCIT
tCIT
80%
20%
80%
20% Vdiff = 0V
tLLHT tLHLT
Differential
Signal
DS92LV3221, DS92LV3222
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
www.ti.com
AC Timing Diagrams and Test Circuits
Figure 3. Serializer LVDS Transition Times
Figure 4. Serializer Input Clock Transition Time
Figure 5. Serializer Setup/Hold and High/Low Times
Figure 6. Serializer Propagation Delay
10 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV3221 DS92LV3222
|
|
SYMBOL N +3
|
|
SYMBOL N +2
||
SYMBOL N+1
|
|
SYMBOL NSYMBOL N
RxIN
RxCLKOUT
RxOUT SYMBOL N -3 SYMBOL N -2 SYMBOL N -1 SYMBOL N
||
|
|
SYMBOL N +1
||
||
| |
| |
-1
|
tRD
20%
80% 80%
20%
VOL tROTF
tROTR
VOH
2.0V 0.8V
TxCLKIN
TxOUT
tHZD or
tLZD
LVDS Output HIGH
tPLD
PDB
TRI-STATE TRI-STATE
LVDS Output Active
DS92LV3221, DS92LV3222
www.ti.com
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
Figure 7. Serializer PLL Lock Time
Figure 8. Deserializer LVCMOS Output Transition Time
Figure 9. Deserializer Setup and Hold times
Figure 10. Deserializer Propagation Delay
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: DS92LV3221 DS92LV3222
0
-3
-6
-9
1.0E+02 1.0E+03 1.0E+04 1.0E+05 1.0E+06 1.0E+07
TxCLKIN = 50 MHz
GAIN (dB)
FREQUENCY (Hz)
VOH
REN
VOL + 0.5V
VOL
RxOUT [31:0]
VOL + 0.5V
tLZR
500:
VREF = VDD/2 for tZLR or tLZR
VOH - 0.5V VOH + 0.5V
tZLR
tHZR tZHR
VDD/2 VDD/2
VOH
VOL
REN
VREF +
-VREF = 0V for tZHR or tHZR
CL = 8 pF
Note: CL includes instrumentation and fixture capacitance within 6 cm of RxOUT [31:0].
RxIN [1:0]+/-
||
TRI-STATE
TRI-STATE
RxOUT [31:0]
RxCLKOUT
TRI-STATE
LOCK
'RQ¶W&DUH
tHZR or tLZR
tRPLLS
REN
PDB 2.0V 0.8V
TRI-STATE TRI-STATE
TRI-STATE
DS92LV3221, DS92LV3222
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
www.ti.com
Figure 11. Deserializer PLL Lock Time and PDB TRI-STATE Delay
Figure 12. Deserializer TRI_STATE Test Circuit and Timing
Figure 13. Serializer Jitter Transfer
12 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV3221 DS92LV3222
CLK1
CLK0
RxIN0
(Master)
1 RxCLKOUT Cycle
RxCLKOUT
CLK1
CLK0
RxIN1
tLVSKR
PARALLEL-TO-SERIAL
TxOUT[1:0]+
32
TxIN RL
TxCLKIN
RT
TxOUT[1:0]-
DS92LV3221, DS92LV3222
www.ti.com
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
Figure 14. Serializer VOD Test Circuit Diagram
Figure 15. LVDS Deserializer Input Skew
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links: DS92LV3221 DS92LV3222
DS92LV3221, DS92LV3222
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
www.ti.com
FUNCTIONAL DESCRIPTION
The DS92LV3221 Serializer (SER) and DS92LV3222 Deserializer (DES) chipset is a flexible SER/DES chipset
that translates a 32-bit parallel LVCMOS data bus into 2 pairs of LVDS serial links with embedded clock. The
DS92LV3221 serializes the 32-bit wide parallel LVCMOS word into two high-speed LVDS serial data streams
with embedded clock, scrambles and DC Balances the data to support AC coupling and enhance signal quality.
The DS92LV3222 receives the dual LVDS serial data streams and converts it back into a 32-bit wide parallel
data with a recovered clock. The dual LVDS serial data stream reduces cable size, the number of connectors,
and eases skew concerns.
Parallel clocks between 20 MHz to 50 MHz are supported. The embedded clock LVDS serial streams have an
effective data payload of 640 Mbps (20MHz x 32-bit) to 1.6 Gbps (50MHz x 32- bit). The SER/DES chipset is
designed to transmit data over long distances through standard twisted pair (TWP) cables. The differential inputs
and outputs are internally terminated with 100 ohm resistors to provide source and load termination, minimize
stub length, to reduce component count and further minimize board space.
The DES can attain lock to a data stream without the use of a separate reference clock source; greatly
simplifying system complexity and reducing overall cost. The DES synchronizes to the SER regardless of data
pattern, delivering true automatic “plug-and-lock” performance. It will lock to the incoming serial stream without
the need of special training patterns or special sync characters. The DES recovers the clock and data by
extracting the embedded clock information, deskews the serial data channels and then deserializes the data. The
DES also monitors the incoming clock information, determines lock status, and asserts the LOCK output high
when lock occurs. In addition the DES also supports an optional AT-SPEED BIST (Built In Self Test) mode, BIST
error flag, and LOCK status reporting pin. The SER and the DES have a power down control signal to enable
efficient operation in various applications.
DESKEW AND CHANNEL ALIGNMENT
The DES automatically provides a clock alignment and deskew function without the need for any special training
patterns. During the locking phase, the embedded clock information is recovered on all channels and the serial
links are internally synchronized, de-skewed, and auto aligned. The internal CDR circuitry will dynamically
compensate for up to 0.4 times the parallel clock period of per channel phase skew (channel-to-channel)
between the recovered clocks of the serial links. This provides skew phase tolerance from mismatches in
interconnect wires such as PCB trace routing, cable pair-to-pair length differences, and connector imbalances.
DATA TRANSFER
After SER lock is established (SER PLL to TxCLKIN), the inputs TxIN0–TxIN31 are latched into the encoder
block. Data is clocked into the SER by the TxCLKIN input. The edge of TxCLKIN used to strobe the data is
selectable via the R_FB (SER) pin. R_FB (SER) high selects the rising edge for clocking data and low selects
the falling edge. The SER outputs (TxOUT[1:0]+/-) are intended to drive a AC Coupled point-to-point
connections.
The SER latches 32-bit parallel data bus and performs several operations to it. The 32-bit parallel data is
internally encoded and sequentially transmitted over the two high-speed serial LVDS channels. For each serial
channel, the SER transmits 20 bits of information per payload to the DES. This results in a per channel
throughput of 400 Mbps to 1.0 Gbps (20 bits x clock rate).
When all of the DES channels obtain lock , the LOCK pin is driven high and synchronously delivers valid data
and recovered clock on the output. The DES locks to the clock, uses it to generate multiple internal data strobes,
and then drives the recovered clock to the RxCLKOUT pin. The recovered clock (RxCLKOUT) is synchronous to
the data on the RxOUT[31:0] pins. While LOCK is high, data on RxOUT[31:0] is valid. Otherwise, RxOUT[31:0] is
invalid. The polarity of the RxCLKOUT edge is controlled by its R_FB (DES) input. RxOUT[31:0], LOCK and
RxCLKOUT outputs will each drive a maximum of 8 pF load. REN controls TRI-STATE for RxOUT0–RxOUT31
and the RxCLKOUT pin on the DES.
14 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV3221 DS92LV3222
DS92LV3221, DS92LV3222
www.ti.com
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
RESYNCHRONIZATION
In the absence of data transitions on one of the channels into the DES (e.g. a loss of the link), it will automatically
try to resynchronize and re-establish lock using the standard lock sequence on the master channel (Channel 0).
For example, if the embedded clock is not detected one time in succession on either of the serial links, the LOCK
pin is driven low. The DES then monitors the master channel for lock, once that is obtained, the second channel
is locked and aligned. The logic state of the LOCK signal indicates whether the data on RxOUT is valid; when it
is high, the data is valid. The system may monitor the LOCK pin to determine whether data on the RxOUT is
valid.
POWERDOWN
The Powerdown state is a low power sleep mode that the SER and DES may use to reduce power when no data
is being transferred. The respective PDB pins are used to set each device into power down mode, which reduces
supply current into the µA range. The SER enters Powerdown when the SER PDB pin is driven low. In
Powerdown, the PLL stops and the outputs go into TRI-STATE, disabling load current and reducing current
supply. To exit Powerdown, SER PDB must be driven high. When the SER exits Powerdown, its PLL must lock
to TxCLKIN before it is ready for sending data to the DES. The system must then allow time for the DES to lock
before data can be recovered.
The DES enters Powerdown mode when DES PDB is driven low. In Powerdown mode, the PLL’s stop and the
outputs enter TRI-STATE. To bring the DES block out of the Powerdown state, the system drives DES PDB high.
Both the SER and DES must relock before data can be transferred from Host and received by the Target. The
DES will startup and assert LOCK high when it is locked to the embedded clocks. See also Figure 11.
TRI-STATE
For the SER, TRI-STATE is entered when the SER PDB pin is driven low. This will TRI-STATE the driver output
pins on TxOUT[1:0]+/-.
When you drive the REN or DES PDB pin low, the DES output pins (RxOUT[31:0]) and RxCLKOUT will enter
TRI-STATE. The LOCK output remains active, reflecting the state of the PLL. The DES input pins are high
impedance during receiver Powerdown (DES PDB low) and power-off (VDD = 0V). See also Figure 11.
TRANSMIT PARALLEL DATA AND CONTROL INPUTS
The DS92LV3221 operates on a core supply voltage of 3.3V with an optional digital supply voltage for 1.8V, low-
swing, input support. The SER single-ended (32-bit parallel data and control inputs) pins are 1.8V and 3.3V
LVCMOS logic level compatible and is configured through the IOVDD input supply rail. If 1.8V is required, the
IOVDD pin must be connected to a 1.8V supply rail. Also when power is applied to the transmitter, IOVDD pin
must be applied before or simultaneously with other power supply pins (3.3V). If 1.8V input swing is not required,
this pin should be tied to the common 3.3V rail. During normal operation, the voltage level on the IOVDD pins
must not change.
PRE-EMPHASIS
The SER LVDS Line Driver features a Pre-Emphasis function used to compensate for extra long or lossy
transmission media. The same amount of Pre-Emphasis is applied on all of the differential output channels.
Cable drive is enhanced with a user selectable Pre-Emphasis feature that provides additional output current
during transitions to counteract cable loading effects. The transmission distance will be limited by the loss
characteristics and quality of the media.
To enable the Pre-Emphasis function, the “PRE” pin requires one external resistor (Rpre) to VSS (GND) in order
to set the pre-emphasized current level. Options include:
1. Normal Output (no Pre-emphasis) – Leave the PRE pin open, include an R pad, do not populate.
2. Enhanced Output (Pre-emphasis enabled) – connect a resistor on the PRE pin to Vss.
Values of the Rpre Resistor should be between 12K Ohm and 100K Ohm. Values less than 6K Ohm should not
be used. The amount of Pre-Emphasis for a given media will depend on the transmission distance and Fmax of
the application. In general, too much Pre-Emphasis can cause over or undershoot at the receiver input pins. This
can result in excessive noise, crosstalk, reduced Fmax, and increased power dissipation. For shorter cables or
distances, Pre-Emphasis is typically not be required. Signal quality measurements should be made at the end of
the application cable to confirm the proper amount of Pre-Emphasis for the specific application.
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Links: DS92LV3221 DS92LV3222
DS92LV3221, DS92LV3222
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
www.ti.com
The Pre-Emphasis circuit increases the drive current to I = 48 / (RPRE). For example if RPRE = 15 kOhms, then
the current is increased by an additional 3.2 mA. To calculate the expected increase in VOD, multiply the increase
in current by 50 ohms. So for the case of RPRE = 15 kOhms, the boost to VOD would be 3.2 mA x 50 Ohms = 160
mV. The duration of the current is controlled to one bit by time. If more than one bit value is repeated in the next
cycle(s), the Pre-Emphasis current is turned off (back to the normal output current level) for the next bit(s). To
boost high frequency data and pre-equalize teh data patternreduce ISI (Inter-Symbol Interference) improving the
resulting eye pattern.
VOD SELECT
The SER Line Driver Differential Output Voltage (VOD) magnitude is selectable. Two levels are provided and are
selected by the VSEL pin. When this pin is LOW, normal output levels are obtained. For most application set the
VSEL pin LOW. When this pin is HIGH, the output current is increased to double the VOD level. Use this setting
only for extra long cables or high-loss interconnects.
Table 1. VOD Control
VSEL Pin Setting Effect
LOW Small VOD, typ 440 mVP-P
HIGH Large VOD, typ 850 mVP-P
SERIAL INTERFACE
The serial links between the DS92LV3221 and the DS92LV3222 are intended for a balanced 100 Ohm
interconnects. The links must be configured as an AC coupled interface.
The SER and DES support AC-coupled interconnects through an integrated DC balanced encoding/decoding
scheme. An external AC coupling capacitors must be placed, in series, in the LVDS signal path. The DES input
stage is designed for AC-coupling by providing a built-in AC bias network which sets the internal common mode
voltage (VCM) to +1.8V.
For the high-speed LVDS transmission, small footprint packages should be used for the AC coupling capacitors.
This will help minimize degradation of signal quality due to package parasitics. NPO class 1 or X7R class 2 type
capacitors are recommended. 50 WVDC should be the minimum used for best system-level ESD performance.
The most common used capacitor value for the interface is 100 nF (0.1 uF) capacitor. One set of capacitors may
be used for isolation. Two sets (both ends) may also be used for maximum isolation of both the SER and DES
from cable faults.
The DS92LV3221 and the DS92LV3222 differential I/O’s are internally terminated with 100 Ohm resistance
between the inverting and non-inverting pins and do not require external termination. The internal resistance
value will be between 90 ohm and 130 ohm. The integrated terminations improve signal integrity, reduce stub
lengths, and decrease the external component count resulting in space savings.
AT-SPEED BIST FEATURE
The DS92LV3221/ DS92LV3222 serial link is equipped with built-in self-test (BIST) capability to support both
system manufacturing and field diagnostics. BIST mode is intended to check the entire high-speed serial
interface at full link-speed without the use of specialized and expensive test equipment. This feature provides a
simple method for a system host to perform diagnostic testing of both SER and DES. The BIST function is easily
configured through the SER BISTEN pin. When the BIST mode is activated, the SER generates a PRBS
(pseudo-random bit sequence) pattern (2^7-1). This pattern traverses each lane to the DES input. The
DS92LV3222 includes an on-chip PRBS pattern verification circuit that checks the data pattern for bit errors and
reports any errors on the data output pins of the DES.
The AT-Speed BIST feature is enabled by setting the BISTEN to High on SER. The BISTEN input must be High
or Low for 4 or more TxCLKIN clock cycles in order to activate or deactivate the BIST mode. An input clock
signal for the Serializer TxCLKIN must also be applied during the entire BIST operation. Once BIST is enabled,
all the Serializer data inputs (TxIN[31:0]) are ignored and the DES outputs (RxOUT[31:0]) are not available. Next,
the internal test pattern generator for each channel starts transmission of the BIST pattern from SER to DES.
The DES BIST mode will be automatically activated by this sequence. A maximum of 128 consecutives clock
symbols on DS92LV3222 DES is needed to detect BIST enable function. The BIST is implemented with
independent transmit and receive paths for the two serial links. Each channel on the DES will be individually
compared against the expected bit sequence of the BIST pattern.
16 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV3221 DS92LV3222
PDB (High)
BISTEN
4 x tCIP
2.0V 0.8V
4 x tCIP
BIST disabled BIST enabled BIST disabled
TxCLKIN
DS92LV3221, DS92LV3222
www.ti.com
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
Figure 16. BIST Test Enabled/Disabled
Under the BIST mode, the DES parallel outputs on RxOUT[31:0] are multiplexed to represent BIST status
indicators. The pass/fail status of the BIST is represented by a Pass flag along with an Error counter. The Pass
flag output is designated on DES RxOUT0 for Channel 0, and RxOUT16 for Channel 1. The DES's PLL must first
be locked to ensure the Pass status is valid. The output Pass status pin will stay LOW and then transition to High
once 44*10^6 symbols are achieved across each of the respective transmission links. The total time duration of
the test is defined by the following: 44*10^6 x tCIP . After the Pass output flags reach a HIGH state, it will not
drop to LOW even if subsequent bit errors occurred after the BIST duration period. Errors will be reported if the
input test pattern comparison does not match. If an error (miss-compare) occurs, the status bit is latched on
RxOUT[7:1] for Channel 0, and RxOUT[23:17] for Channel 1; reflecting the number of errors detected. Whenever
a data bit contains an error, the Error counter bit output for that corresponding channel goes HIGH. Each counter
for the serial link utilizes a 7-bit counter to store the number of errors detected (0 to 127 max).
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Links: DS92LV3221 DS92LV3222
BISTEN
Recovered Pixel Clock
Recovered Pixel Data
Channel 0 - RxOUT0
Copy of Channel 0 - RxOUT8
Channel 1 ± RxOUT16
Copy of Channel 1 ± RxOUT24
Case 1: No bit errors
Case 2: Bit error(s)
Case 3: Bit error(s)
BIST PASS
BIST FAIL
B BB B
B = Bad Bit
Status
Region
BIST Duration
44 x 106 x tCIP
B
Start
Pixel
Recovered Pixel Data
Recovered Pixel Data
Error counter
Channel 0 - RxOUT[7:1]
Copy of Channel 0 - RxOUT[15:9]
Channel 1 - RxOUT[23:17]
Copy of Channel 1 - RxOUT[31:25]
00 0
0 1 2 3 4 4
00 0
Channel 0 - RxOUT0
Copy of Channel 0 - RxOUT8
Channel 1 ± RxOUT16
Copy of Channel 1 ± RxOUT24
Error counter
Channel 0 - RxOUT[7:1]
Copy of Channel 0 - RxOUT[15:9]
Channel 1 - RxOUT[23:17]
Copy of Channel 1 - RxOUT[31:25]
Channel 0 - RxOUT0
Copy of Channel 0 - RxOUT8
Channel 1 ± RxOUT16
Copy of Channel 1 ± RxOUT24
Error counter
Channel 0 - RxOUT[7:1]
Copy of Channel 0 - RxOUT[15:9]
Channel 1 - RxOUT[23:17]
Copy of Channel 1 - RxOUT[31:25]
BIST PASS
DS92LV3221, DS92LV3222
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
www.ti.com
Figure 17. BIST Diagram for Different Bit Error Cases
18 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV3221 DS92LV3222
DS92LV3221, DS92LV3222
www.ti.com
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
TYPICAL APPLICATION CONNECTION
Figure 18 shows a typical application of the DS92LV3221 Serializer (SER). The differential outputs utilize 100nF
coupling capacitors to the serial lines. Bypass capacitors are placed near the power supply pins. A system GPO
(General Purpose Output) controls the PDB and BISTEN pins. In this application the R_FB (SER) pin is tied Low
to latch data on the falling edge of the TxCLKIN. In this application the link is short, therefore the VSEL pin is tied
LOW for the standard output swing level. The Pre-emphasis input utilizes a resistor to ground to set the amount
of pre-emphasis desired by the application.
Configuration pins for the typical application are shown for SER:
• PDB – Power Down Control Input – Connect to host or tie HIGH (always ON)
• BISTEN – Mode Input - tie LOW if BIST mode is not used, or connect to host
• VSEL – tie LOW for normal VOD (application dependant)
• PRE – Leave open if not required (have a R pad option on PCB)
• RSVD1 & RSVD2 – tie LOW
There are eight power pins for the device. These may be bussed together on a common 3.3V plane (3.3V
LVCMOS I/O interface). If 1.8V input swing level for parallel data and control pins are required, connect the
IOVDD pin to 1.8V. At a minimum, eight 0.1uF capacitors should be used for local bypassing.
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Links: DS92LV3221 DS92LV3222
TxCLKIN
TxIN31
TxIN30
TxIN29
TxIN28
TxIN27
TxIN26
TxIN25
TxIN24
TxIN23
TxIN22
TxIN21
TxIN20
TxIN19
TxIN18
TxIN17
TxIN16
TxIN15
TxIN14
TxIN13
TxIN12
TxIN11
TxIN10
TxIN9
TxIN8
TxIN7
TxIN6
TxIN5
TxIN4
TxIN3
TxIN2
TxIN1
TxIN0
PDB
RSVD1
BISTEN
R_FB
VSEL
TxOUT0+
TxOUT0-
TxOUT1+
TxOUT1-
PRE
VDD
VDD
VDD
VDD
VDDA
VDDPLL
VDDPLL
IOVDD
VSS
VSS
VSS
VSS
VSSPLL
VSSPLL
VSSA
IOVSS
opt.
3.3V3.3V
3.3V
1.8V or 3.3V
32-bit LVCMOS Data Bus + Clock
Control
Notes:
Caps are 0.1 PF
except Bulk Supply (4.7 PF)
Serial LVDS
RSVD2
DS92LV3221, DS92LV3222
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
www.ti.com
Figure 18. DS92LV3221 Typical Connection Diagram
Figure 19 shows a typical application of the DS92LV3222 Deserializer (DES). The differential inputs utilize 100nF
coupling capacitors in the serial lines. Bypass capacitors are placed near the power supply pins. A system GPO
(General Purpose Output) controls the PDB pin. In this application the R_FB (DES) pin is tied Low to strobe the
data on the falling edge of the RxCLKOUT. The REN signal is not used and is tied High also.
Configuration pins for the typical application are shown for DES:
• PDB – Power Down Control Input – Connect to host or tie HIGH
• REN – tie HIGH if not used (used to MUX two DES to one target device)
• RSVD – tie LOW
20 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV3221 DS92LV3222
RxCLKOUT
RxOUT31
RxOUT30
RxOUT29
RxOUT28
RxOUT27
RxOUT26
RxOUT25
RxOUT24
RxOUT23
RxOUT22
RxOUT21
RxOUT20
RxOUT19
RxOUT18
RxOUT17
RxOUT16
RxOUT15
RxOUT14
RxOUT13
RxOUT12
RxOUT11
RxOUT10
RxOUT9
RxOUT8
RxOUT7
RxOUT6
RxOUT5
RxOUT4
RxOUT3
RxOUT2
RxOUT1
RxOUT0
PDB
RSVD
LOCK
R_FB
REN
RxIN0+
RxIN0-
RxIN1+
RxIN1-
VDD
VDD
VDD
VDD
VDDA
VDDPLL
VDDPLL
VSS
VSS
VSS
VSS
VSSPLL
VSSPLL
VSSA
3.3V3.3V
3.3V
32-bit LVCMOS Data Bus + Clock
Control
Notes:
Caps are 0.1 PF
except Bulk Supply (4.7 PF)
Serial LVDS
VDD
VDDPLL
VSSPLL
Tied ON
VSS
DS92LV3221, DS92LV3222
www.ti.com
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
Figure 19. DS92LV3222 Typical Connection Diagram
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 21
Product Folder Links: DS92LV3221 DS92LV3222
DS92LV3221, DS92LV3222
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
www.ti.com
APPLICATIONS INFORMATION
TRANSMISSION MEDIA
The SER and DES are used in AC-coupled point-to-point configurations, through a PCB trace, or through twisted
pair cables. Interconnect for LVDS typically has a differential impedance of 100 Ohms. Use cables and
connectors that have matched differential impedance to minimize impedance discontinuities. In most applications
that involve cables, the transmission distance will be determined on data rates involved, acceptable bit error rate
and transmission medium.
PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS
Circuit board layout and stack-up for the LVDS SER/DES devices should be designed to provide low-noise
power feed to the device. Good layout practice will also separate high frequency or high-level inputs and outputs
to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly
improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane
capacitance for the PCB power system with low-inductance parasitics, which has proven especially effective at
high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass
capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the
range of 0.01 uF to 0.1 uF. Tantalum capacitors may be in the 2.2 uF to 10 uF range. Voltage rating of the
tantalum capacitors should be at least 5X the power supply voltage being used.
Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per
supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommended at the point of
power entry. This is typically in the 50uF to 100uF range and will smooth low frequency switching noise. It is
recommended to connect power and ground pins directly to the power and ground planes with bypass capacitors
connected to the plane with vias on both ends of the capacitor. Connecting power or ground pins to an external
bypass capacitor will increase the inductance of the path.
A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size
reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of
these external bypass capacitors, usually in the range of 20-30 MHz range. To provide effective bypassing,
multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of
interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the
planes, reducing the impedance at high frequency.
Some devices provide separate power and ground pins for different portions of the circuit. This is done to isolate
switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not
required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power
pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as
PLLs.
Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from the LVDS
lines to prevent coupling from the LVCMOS lines to the LVDS lines. Closely-coupled differential lines of 100
Ohms are typically recommended for LVDS interconnect. The closely coupled lines help to ensure that coupled
noise will appear as common mode and thus is rejected by the receivers. The tightly coupled lines will also
radiate less.
PLUG AND GO
The Serializer and Deserializer devices support hot plugging of the serial interconnect. The automatic receiver
lock to random data “plug & go” capability allows the DS92LV3222 to obtain lock to the active data stream during
a live insertion event.
22 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV3221 DS92LV3222
DS92LV3221, DS92LV3222
www.ti.com
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
LVDS INTERCONNECT GUIDELINES
For full details, see the Channel-Link PCB and Interconnect Design-In Guidelines (literature number SNLA008)
and the Transmission Line RAPIDESIGNER Operation and Applications Guide (literature number SNLA035).
• Use 100 Ohm coupled differential pairs
• Use the S/2S/3S rule in spacings
– S = space between the pair
– 2S = space between pairs
– 3S = space to LVCMOS signal
• Minimize the number of vias
• Use differential connectors when operating above 500 Mbps line speed
• Maintain balance of the traces
• Minimize skew within the pair
• Terminate as close to the TX outputs and RX inputs as possible
Additional general guidance can be found in the LVDS Owner’s Manual (literature number SNLA187), which is
available in PDF format from the TI LVDS & CML Solutions web site.
The waveforms below illustrate the typical performance of the DS92LV3221. The SER was given a PCLK and
configured as described below each picture. In all of the pictures the SER was configured with BISTEN pin set to
logic HIGH. Each waveform was taken by using a high impedance low capacitance differential probe to probe
across a 100 ohm differential termination resistor within one inch of TxOUT0+/-.
Figure 20. Serial Output, 50 MHz, VSEL = H, Figure 21. Serial Output, 50 MHz, VSEL = L,
No Pre-Emphasis No Pre-Emphasis
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 23
Product Folder Links: DS92LV3221 DS92LV3222
DS92LV3221, DS92LV3222
SNLS319C –OCTOBER 2009–REVISED APRIL 2013
www.ti.com
REVISION HISTORY
Changes from Revision B (April 2013) to Revision C Page
• Changed layout of National Data Sheet to TI format .......................................................................................................... 23
24 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV3221 DS92LV3222
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead finish/
Ball material
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
DS92LV3221TVS/NOPB ACTIVE TQFP PAG 64 160 RoHS & Green SN Level-3-260C-168 HR -40 to 85 DS92LV3221
TVS
DS92LV3221TVSX/NOPB ACTIVE TQFP PAG 64 1000 RoHS & Green SN Level-3-260C-168 HR -40 to 85 DS92LV3221
TVS
DS92LV3222TVS/NOPB ACTIVE TQFP PAG 64 160 RoHS & Green SN Level-3-260C-168 HR -40 to 85 DS92LV3222
TVS
DS92LV3222TVSX/NOPB ACTIVE TQFP PAG 64 1000 RoHS & Green SN Level-3-260C-168 HR -40 to 85 DS92LV3222
TVS
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 2
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
DS92LV3221TVSX/NOPB TQFP PAG 64 1000 330.0 24.4 13.0 13.0 1.45 16.0 24.0 Q2
DS92LV3222TVSX/NOPB TQFP PAG 64 1000 330.0 24.4 13.0 13.0 1.45 16.0 24.0 Q2
PACKAGE MATERIALS INFORMATION
www.ti.com 24-Apr-2013
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
DS92LV3221TVSX/NOPB TQFP PAG 64 1000 367.0 367.0 45.0
DS92LV3222TVSX/NOPB TQFP PAG 64 1000 367.0 367.0 45.0
PACKAGE MATERIALS INFORMATION
www.ti.com 24-Apr-2013
Pack Materials-Page 2
MECHANICAL DATA
MTQF006A – JANUARY 1995 – REVISED DECEMBER 1996
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PAG (S-PQFP-G64) PLASTIC QUAD FLATPACK
0,13 NOM
0,25
0,45
0,75
Seating Plane
0,05 MIN
4040282/C 11/96
Gage Plane
33
0,17
0,27
16
48
1
7,50 TYP
49
64
SQ
9,80
1,05
0,95
11,80
12,20
1,20 MAX
10,20 SQ
17
32
0,08
0,50 M
0,08
0°–7°
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated