

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	V _{DD} V _d c	T _{low} *		25°C			T _{high} *		Unit	
			Min	Max	Min	T _{yp}	Max	Min	Max		
Output Voltage V _{in} = V _{DD} or 0	V _{OL}	5.0	—	0.05	—	0	0.05	—	0.05	V _d c	
		10	—	0.05	—	0	0.05	—	0.05		
		15	—	0.05	—	0	0.05	—	0.05		
V _{in} = 0 or V _{DD}	V _{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—	V _d c	
		10	9.95	—	9.95	10	—	9.95	—		
		15	14.95	—	14.95	15	—	14.95	—		
Input Voltage [#] (V _O = 4.5 or 0.5 V _d c) (V _O = 9.0 or 1.0 V _d c) (V _O = 13.5 or 1.5 V _d c)	"0" Level	V _{IL}	5.0	—	1.5	—	2.25	1.5	—	1.5	V _d c
			10	—	3.0	—	4.50	3.0	—	3.0	
			15	—	4.0	—	6.75	4.0	—	4.0	
	"1" Level	V _{IH}	5.0	3.5	—	3.5	2.75	—	3.5	—	V _d c
			10	7.0	—	7.0	5.50	—	7.0	—	
			15	11.0	—	11.0	8.25	—	11.0	—	
Output Drive Current (AL Device) Source (V _{OH} = 2.5 V _d c) (V _{OH} = 9.5 V _d c) (V _{OH} = 13.5 V _d c) Sink (V _{OL} = 0.4 V _d c) (V _{OL} = 0.5 V _d c) (V _{OL} = 1.5 V _d c)	I _{OH}	5.0	-0.62	—	-0.50	-1.7	—	-0.35	—	mA _d c	
		10	-0.62	—	-0.50	-0.9	—	-0.35	—		
		15	-1.8	—	-1.5	-3.5	—	-1.1	—		
	I _{OL}	5.0	0.50	—	0.40	0.78	—	0.28	—	mA _d c	
		10	1.1	—	0.90	2.0	—	0.65	—		
		15	4.2	—	3.4	7.8	—	2.4	—		
Output Drive Current (CL/CP Device) Source (V _{OH} = 2.5 V _d c) (V _{OH} = 9.5 V _d c) (V _{OH} = 13.5 V _d c) Sink (V _{OL} = 0.4 V _d c) (V _{OL} = 0.5 V _d c) (V _{OL} = 1.5 V _d c)	I _{OH}	5.0	-0.23	—	-0.20	-1.7	—	-0.16	—	mA _d c	
		10	-0.23	—	-0.20	-0.9	—	-0.16	—		
		15	-0.69	—	-0.60	-3.5	—	-0.48	—		
	I _{OL}	5.0	0.23	—	0.20	0.78	—	0.16	—	mA _d c	
		10	0.60	—	0.50	2.0	—	0.40	—		
		15	1.8	—	1.5	7.8	—	1.2	—		
Input Current (AL Device)	I _{in}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μA _d c	
Input Current (CL/CP Device)	I _{in}	15	—	±0.3	—	±0.00001	±0.3	—	±1.0	μA _d c	
Input Capacitance (V _{in} = 0)	C _{in}	—	—	—	—	5.0	7.5	—	—	pF	
Quiescent Current (AL Device) (Per Package)	I _{DD}	5.0	—	5.0	—	0.005	5.0	—	150	μA _d c	
		10	—	10	—	0.010	10	—	300		
		15	—	20	—	0.015	20	—	600		
Quiescent Current (CL/CP Device) (Per Package)	I _{DD}	5.0	—	20	—	0.005	20	—	150	μA _d c	
		10	—	40	—	0.010	40	—	300		
		15	—	80	—	0.015	80	—	600		
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	I _T	5.0 10 15	I _T = (0.8 μA/kHz) f + I _{DD} I _T = (1.6 μA/kHz) f + I _{DD} I _T = (2.4 μA/kHz) f + I _{DD}							μA _d c	
Three-State Leakage Current (AL Device)	I _{TL}	15	—	±0.1	—	±0.00001	±0.1	—	±3.0	μA _d c	
Three-State Leakage Current (CL/CP Device)	I _{TL}	15	—	±1.0	—	±0.00001	±1.0	—	±7.5	μA _d c	

*T_{low} = -55°C for AL Device, -40°C for CL/CP Device.T_{high} = +125°C for AL Device, +85°C for CL/CP Device.

†Noise immunity specified for worst-case input combination.

Noise Margin for both "1" and "0" level = 1.0 V_dc min @ V_{DD} = 5.0 V_dc2.0 V_dc min @ V_{DD} = 10 V_dc2.5 V_dc min @ V_{DD} = 15 V_dc

††To calculate total supply current at loads other than 50 pF:

I_T(C_L) = I_T(50 pF) + 1 × 10⁻³ (C_L - 50) V_{DD}fwhere: I_T is in μA (per package), C_L in pF, V_{DD} in V_dc, and f in kHz is input frequency.

**The formulas given are for the typical characteristics only at 25°C.




MOTOROLA Semiconductor Products Inc.

SWITCHING CHARACTERISTICS* ($C_L = 15 \text{ pF}$, $T_A = 25^\circ\text{C}$)

Characteristic	Symbol	V_{DD}	Typ All Types	Max		Unit
				AL Device	CL/CP Device	
Output Rise Time $t_r = (3.0 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_r = (1.5 \text{ ns/pF}) C_L + 12 \text{ ns}$ $t_r = (1.1 \text{ ns/pF}) C_L + 8 \text{ ns}$	t_r	5.0 10 15	70 35 25	175 75 55	200 110 80	ns
Output Fall Time $t_f = (1.5 \text{ ns/pF}) C_L + 47 \text{ ns}$ $t_f = (0.75 \text{ ns/pF}) C_L + 24 \text{ ns}$ $t_f = (0.55 \text{ ns/pF}) C_L + 17 \text{ ns}$	t_f	5.0 10 15	70 35 25	175 75 55	200 110 80	ns
Turn-Off Delay Time $t_{PLH} = (0.9 \text{ ns/pF}) C_L + 211 \text{ ns}$ $t_{PLH} = (0.3 \text{ ns/pF}) C_L + 70 \text{ ns}$ $t_{PLH} = (0.23 \text{ ns/pF}) C_L + 54 \text{ ns}$	t_{PLH}	5.0 10 15	225 75 57	500 175 130	750 200 150	ns
Turn-On Delay Time $t_{PHL} = (2.7 \text{ ns/pF}) C_L + 184 \text{ ns}$ $t_{PHL} = (0.9 \text{ ns/pF}) C_L + 61 \text{ ns}$ $t_{PHL} = (0.68 \text{ ns/pF}) C_L + 47 \text{ ns}$	t_{PHL}	5.0 10 15	225 75 57	500 175 130	750 200 150	ns
3-State Output Delay Times "1" or "0" to High Z, and High Z to "1" or "0"	$t_{1"1"}$, $t_{1"0"}$, $t_{H"1"}$, $t_{H"0"}$	5.0 10 15	50 25 19	125 75 60	150 100 75	ns

*The formula given is for the typical characteristics only.

FIGURE 1 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORM



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} < (V_{in} \text{ or } V_{out}) < V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).



MOTOROLA Semiconductor Products Inc.

FIGURE 2 - AC TEST CIRCUIT AND WAVEFORMS






FIGURE 3 - 3-STATE AC TEST CIRCUIT AND WAVEFORM



LOGIC DIAGRAM




3-STATE MODE OF OPERATION

Output terminals of several MC14512 8-Bit Data Selectors can be connected to a single data bus as shown. One MC14512 is selected by the 3-state control, and the remaining devices are disabled into a high impedance "off" state. The number of 8-bit data selectors, N, that may be connected to a bus line is determined from the output drive current, I_{OD} , 3-state or disable output leakage current, I_{TL} , and the load current, I_L , required to drive the bus line (including fanout to other device inputs), and can be calculated by:

$$N = \frac{I_{OD} - I_L}{I_{TL}} + 1$$

N must be calculated for both high and low logic states of the bus line.



MOTOROLA Semiconductor Products Inc.