DM74LS151N - Fairchild Semiconductor

August 1986

Revised March 2000

DM74LS151 1-of-8 Line Data Selector/Multiplexer

DM74LS151

1-of-8 Line Data Selector/Multiplexer

General Descript ion

This data selector/multiplexer contains full on-chip decod-

ing to select the desired data source. The DM74LS151

selects on e-of-eight da ta sources. Th e DM74LS151 ha s a

strobe input which must be at a low logic level to enable

these devi ces. A high level at th e strobe force s the W out-

put HIGH, and the Y output LOW.

The DM74LS151 features complementary W and Y out-

puts.

Features

■Select one-of-eight data lines

■Performs par allel-to-serial conversion

■Permits multiplexing from N lines to one line

■Also for use as Boolean function generator

■Typical average propagation delay time data input to

W output 12.5 ns

■Typical pow er di ssipation 30 mW

Ordering Code:

Devices also available in Tape and R eel. Spe ci fy by append ing the suffix let t er “X” to the orderin g c ode.

Connection Diagram Truth Table

H = HIGH Level

L = LOW Level

X = Don't Care

D0, D1...D7 = the level of the re s pective D input

Order Number Package Number Package Description

DM74LS151M M16A 16-Lead Smal l Outline Integrated Circuit (SOIC), J EDEC MS -012, 0.150 Narrow

DM74LS151SJ M16D 16-Lead Smal l Outline P ackage (SOP), E IAJ TYPE II, 5.3mm Wide

DM74LS151N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Inputs Outputs

Select Strobe YW

CBAS

XXXHLH

LLLLD0D0

L L H L D1 D1

L H L L D2 D2

L H H L D3 D3

H L L L D4 D4

HLHLD5D5

H H L L D6 D6

HHHLD7D7

www.fairchildsemi.com 2

DM74LS151

Logic Diagrams

See Addres s Buffers

Address Buffers

3 www.fairchildsemi.com

DM74LS151

Absolute Maximum Ratings(Note 1) Note 1: The “Abso lute Maximum Ratings” ar e those value s beyond which

the safety of the device cannot be guaranteed. The device should not be

operated at these limits. The parametric values defined in the Electrical

Characteristics tables are not guaranteed at the absolute maximum ratings.

The “Re comm ended Operat ing Co ndition s” table will de fine the cond itions

for actu al device operation.

Recommended Operating Conditions

Electri cal Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Note 2: All typicals are at VCC = 5V, TA = 25°C.

Note 3: N ot m ore than one output sh ould be sh orted at a tim e, and the duration sh ould not ex c eed one sec ond.

Note 4: ICC is meas ured with all output s OPEN, strobe and dat a select inputs at 4. 5V, and all other inputs OPEN.

Supply Voltage 7V

Input Voltage 7V

Operating Free Air Temperature Range 0°C to +70°C

Storage Temperature Range −65°C to +150°C

Symbol Parameter Min Nom Max Units

VCC Supply Voltage 4.75 5 5.25 V

VIH HIGH Level Input Voltage 2 V

VIL LOW Level I nput Voltage 0.8 V

IOH HIGH Level Output Current −0.4 mA

IOL LOW Level Output Current 8 mA

TAFree Air Op erating Temperature 0 70 °C

Symbol Parameter Conditions Min Typ Max Units

(Note 2)

VIInput Clamp Voltage VCC = Min, II = −18 mA −1.5 V

VOH HIGH Level VCC = Min, IOH = Max 2.7 3.4 V

Output Voltage VIL = Max, VIH = Min

VOL LOW Level VCC = Min, IOL = Max 0.35 0.5

Output Voltage VIL = Max, VIH = Min V

IOL = 4 mA, VCC = Min 0.25 0.4

IIInput Current @ Max Input Voltage VCC = Max, VI = 7V 0.1 mA

IIH HIGH Level Input Current VCC = Max, VI = 2.7V 20 µA

IIL LOW Level Input Current VCC = Max, VI = 0.4V −0.4 mA

IOS Short Circuit Output Current VCC = Max (Note 3) −20 −100 mA

ICC Supply Current VCC = Max (Note 4) 6 10 mA

www.fairchildsemi.com 4

DM74LS151

Switching Characteri stics

at VCC = 5V and TA = 25°C From (Input) RL = 2 kΩ

Symbol Parameter To (output) CL = 15 pF CL = 50 pF Units

Min Max Min Max

tPLH Propagation Delay Time Select 43 46 ns

LOW-to-HIGH Level Output (4 Levels) to Y

tPHL Propagation Delay Time Select 30 36 ns

HIGH-to-LOW Level Output (4 Levels) to Y

tPLH Propagation Delay Time Select 23 25 ns

LOW-to-HIGH Level Output (3 Levels) to W

tPHL Propagation Delay Time Select 32 40 ns

HIGH-to-LOW Level Output (3 Levels) to W

tPLH Propagation Delay Time Strobe 42 44 ns

LOW-to-HIGH Level Output to Y

tPHL Propagation Delay Time Strobe 32 40 ns

HIGH-to-LOW Level Output to Y

tPLH Propagation Delay Time Strobe 24 27 ns

LOW-to-HIGH Level Ou tput to W

tPHL Propagation Delay Time Strobe 30 36 ns

HIGH-to-LOW Level Output to W

tPLH Propagation Delay Time D0 thru D7 32 35 ns

LOW-to-HIGH Level Output to Y

tPHL Propagation Delay Time D0 thru D7 26 33 ns

HIGH-to-LOW Level Output to Y

tPLH Propagation Delay Time D0 thru D7 21 25 ns

LOW-to-HIGH Level Ou tput to W

tPHL Propagation Delay Time D0 thru D7 20 27 ns

HIGH-to-LOW Level Output to W

5 www.fairchildsemi.com

DM74LS151

Physical Dimensions inches (millimeters) unless otherwise noted

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow

Package Number M16A

www.fairchildsemi.com 6

DM74LS151

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

16-Lead Sma ll Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package Number M16D

7 www.fairchildsemi.com

DM74LS151 1-of-8 Line Data Selector/Multiplexer

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Package Number N16E

Fairchild does not assume any responsibility for use of any circu itry described , no circuit patent licenses are implied and

Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT

DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD

SEMICONDUCTOR CORPORATION. As used herein:

1. Life suppor t de vices o r syst ems are devices or syste ms

which, (a) are intended for surgical implant into the

body, or (b) support or sustain life, and (c) whose failure

to perform when properly used in accordance with

instruct ions fo r use pr ovi de d in the labe l ing, can be re a-

sonably expected to result in a significant injury to the

user.

2. A criti cal com ponen t in any compo nent o f a l ife supp ort

device or system whose failure to perform can be rea-

sonabl y e xpec ted to c ause th e fa i lure of the li fe s upp or t

device or system, or to affect its safety or effectiveness.