UNITY_X4.ABL.txt
sysrst_ pin 21; // System reset.
// pin 22; // NC
cpu_hrst_ pin 23; // CPU reset output.
cpu_trst_ pin 24; // CPU JTAG reset output.
nc pin 25; // NC
rcs1_out_ pin 26; // ROM #1 chip select.
rcs0_out_ pin 27; // ROM #0 chip select.
//------------------------------------------------------------
equations
// Set the chip-selects for the local ROMs. The following table will describe
// the details:
//
// ======= ====== + ========= ========= + ================= ========================
// PROGSEL ROMSEL | RCS0_OUT_ RCS1_OUT_ | MODE DESCRIPTION
// ======= ====== + ========= ========= + ================= ========================
// 0 0 | RCS2_ RCS1_ | Alternate Program PCI can program ROM1 through RCS1
// 0 1 | RCS1_ RCS2_ | Program Normal PCI can program ROM0 through RCS1
// 1 0 | RCS1_ RCS0_ | Alternate Mode Boot ROM1, backup is ROM0
// 1 1 | RCS0_ RCS1_ | Normal Mode Boot ROM0, backup is ROM1
// ======= ====== + ========= ========= + ================= ========================
rcs0_out_ = !( (!rcs0_ & ( progsel & romsel))
# (!rcs1_ & ( progsel & !romsel))
# (!rcs1_ & (!progsel & romsel))
# (!rcs2_ & (!progsel & !romsel))
);
rcs1_out_ = !( (!rcs0_ & ( progsel & !romsel))
# (!rcs1_ & ( progsel & romsel))
# (!rcs1_ & (!progsel & !romsel))
# (!rcs2_ & (!progsel & romsel))
);
// The processor can be reset from PCI, the local reset controller,
// or the COP port.
cpu_hrst_ = !(!pcirst_ # !cop_hrst_ # !lclrst_);
// The JTAG TRST* pin is driven when the CPU is being reset, or when the COP
// connector pin is asserted, but NOT cop_hrst_.
Page 2