1
TM
March 1997
82C54
CMOS Programmable Interval Timer
Features
• 8MHz to 12MHz Clock Input Frequency
• Compatible with NMOS 8254
- Enha nced Version of NMOS 8253
• Three Independent 16-Bit Counters
• Six Programmable Count er M odes
• Status Read Back Command
• Binary or BCD Counting
• Fully TTL Compatible
• Single 5V Power Supply
• Low Power
- ICCSB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10µA
- ICCOP . . . . . . . . . . . . . . . . . . . . . . . . . . 10mA at 8MHz
• Operating Temperatur e Ranges
- C82C54 . . . . . . . . . . . . . . . . . . . . . . . . . . 0oC t o + 70oC
- I82C54. . . . . . . . . . . . . . . . . . . . . . . . . .-40oC to +85oC
- M82C54. . . . . . . . . . . . . . . . . . . . . . . .-55oC to +125oC
Description
The Intersil 82C54 is a high performance CMOS Program-
mable Interval Timer manufactured using an advanced 2
mi c ron C M O S proc e ss.
The 82C54 has three independently programmable and
functional 16-bit counters, each capable of handling clock
input frequencies of up to 8MHz (82C54) or 10MHz
(82C54-10) or 12MHz (82C54-12).
The high speed and industry standard configuration of the
Pinouts 82C54 (PDIP, CERDIP, SOIC)
TOP VIEW 82C54 (PLCC/CLCC)
TOP VIEW
1
2
3
4
5
6
7
8
9
10
11
12
16
17
18
19
20
21
22
23
24
15
14
13
D7
D6
D5
D4
D3
D2
D1
D0
CLK 0
OUT 0
GATE 0
GND
VCC
RD
CS
A1
A0
OUT 2
CLK 1
GATE 1
OUT 1
WR
CLK 2
GATE 2
GND
NC
OUT 1
GATE 1
CLK 1
OUT 0
GATE 0
D7
NC
VCC
WR
RD
D5
D6
CS
A1
A0
CLK2
NC
GATE 2
OUT 2
1234
5
6
7
8
9
10
11
12 13 14 15 16 17 18
19
20
21
22
23
24
25
262728
D3
D2
D1
D0
D4
NC
CLK 0
FN2970.1
CA UTIO N: These devices are sensitive to elect r osta tic discharge ; follow pr oper IC H andl ing Procedures .
1-888-INTERSIL or 321-724-7143 |Intersil (and design) is a trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2002. All Rights Reserved
2
Functional Diagram
Ordering Information
PART NUMBE RS TEMPERATURE
RANGE PACKAGE PKG. NO.8MHz 10MHz 12MHz
CP82C54 CP82C54-10 CP82C54-12 0oC to +70oC 24 Lead PDI P E 24 .6
IP82C54 IP82C54-10 IP82C54-12 -40oC to +85oC 24 Lead PDI P E 24 .6
CS82C54 CS82C54-10 CS82C54-12 0oC to +70oC 28 Lead PLC C N2 8.45
IS82C54 IS82C54-10 IS82C54-12 -40oC to +85oC 28 Lead PLC C N2 8. 45
CD82C54 CD82C54-10 CD82C54-12 0oC to +70oC 24 Lead CERD I P F 24 .6
ID82C54 ID82C54-10 ID82C54-12 -40oC to +85oC 24 Lead CERD I P F 24 .6
MD82C54/B MD82C54-10/B MD82C54-12/B -55oC to +125oC 24 Lead CERD I P F 24 .6
MR82C54/B MR82C54-10/B MR82C54-12/B -55oC to +125oC 28 Lead CLC C J2 8. A
SMD # 8406501JA - 8406502JA -55oC to +125oC 24 Le ad CERD I P F 24 .6
SMD# 84065013 A - 84065023A -55oC to +125oC 28 Le ad CL CC J28.A
CM82C54 CM82C54-10 CM82C54-12 0oC to +70oC 2 4 Le ad SOIC M2 4. 3
Pin Descr iption
SYMBOL DIP PIN
NUMBER TYPE DEFINITION
D7 - D0 1 - 8 I/O DATA: Bi-d irection al three-sta te data bus li nes, connected to system data bus.
CLK 0 9 I CLOCK 0: Clock input of Counter 0.
OUT 0 10 O OUT 0: Output of Count er 0.
GATE 0 11 I GATE 0: Gate input of Counter 0.
GND 12 GROUND: P ower supply connection.
OUT 1 13 O OUT 1: Output of Count er 1.
GATE 1 14 I GATE 1: Gate input of Counter 1.
CLK 1 15 I CLOCK 1: Clock input of Counter 1.
GATE 2 16 I GATE 2: Gate input of Counter 2.
OUT 2 17 O OUT 2: Output of Count er 2.
CONTROL
WORD
REGISTER
READ/
WRITE
LOGIC
DATA/
BUS
BUFFER
COUNTER
2
COUNTER
1
COUNTER
0
INTERNAL BUS
INTERNAL BUS
CONTROL
LOGIC
CONTROL
WORD
REGISTER
STATUS
LATCH
STATUS
REGISTER
CLK n
GATE n
OUT n
OUT 2
GATE 2
CLK 2
OUT 1
GATE 1
CLK 1
OUT 0
GATE 0
CLK 0
WR
RD
D7 - D0
A0
A1
CS
OLMOLL
CE
CRMCRL
COUNTER INTERNAL BLOCK DIAGRAM
8
82C54
3
Functional Description
General
The 82C54 is a programmable interval timer/counter
designed for use with mi crocomputer systems. I t is a gen eral
purpose, multi-timing element that can be treated as an
array of I/ O ports in the system sof tware.
The 82C54 solves one of the most common problem s in any
microcomputer system, the generation of accurate time
delays under software control. Instead of setting up timing
loops in software, the programmer configures the 82C54 to
match his requirements and programs one of the counters
for the desired delay. After the desired delay, the 82C54 will
interrupt the CPU. Software overhead is minimal and vari-
able length delays can easily be accommodated.
S ome of t he ot h er c omp ut er /t i mer f u nct ion s co mmon to m ic ro-
computers which can be implemente d wit h the 82C54 are :
• Real time clock
• Event counter
• Digital one-shot
• Programm able rate generat or
• Square wave generator
• B i na r y ra t e mu ltiplie r
• Compl ex waveform generator
• Compl ex mo tor controller
Data Bus Buff er
This three-state, bi-directional, 8-bit buffer is used to inter-
face the 82C54 to the system bus (see Figure 1).
Read/Write Logic
The Read/Wr ite Logic accepts inputs from the system bus and
generates control signals for the other functional blocks of the
82C54. A1 and A0 select one of the three counters or the Con-
trol Word Register to be read from/written into. A “low” on the
RD input tells the 82C54 that the CPU is reading one of the
counters. A “low” on the WR input tells t he 82C54 that the CPU
is writing either a Control Word or an initial count. Both RD and
WR are qualified by CS; RD and WR are ignored unless the
82C54 has been selected by holding CS low .
CLK 2 18 I CLOCK 2: Clock input of Counter 2.
A0, A1 19 - 20 I ADDRESS: Select inputs for one of the three counters or Control Word Register for read/write
operati ons. No rmally connecte d to the system address bus.
CS 21 I CHIP SE LEC T: A lo w on t hi s i nput en ab le s the 82 C54 to res pon d t o RD and W R signals. RD and
WR are ignored otherwise.
RD 22 I R EA D: Thi s in pu t is low dur in g CP U re ad ope r at io ns .
WR 23 I WRITE: This input is low d uring CPU write operations.
VCC 24 VCC: Th e +5V pow er supply pin. A 0 .1µF capa cit or betwe en pi ns VCC and GND is r ecomm ende d
f or de coup li ng .
Pin Descr iption (Cont inu ed)
SYMBOL DIP PIN
NUMBER TYPE DEFINITION
A1 A0 SELECTS
00Counter 0
01Counter 1
10Counter 2
1 1 Control Word Register
CONTROL
WORD
REGISTER COUNTER
2
COUNTER
1
COUNTER
0
INTERNAL BUS
OUT 2
GATE 2
CLK 2
OUT 1
GATE 1
CLK 1
OUT 0
GATE 0
CLK 0
WR
RD
D7 - D0
A0
A1
CS
FIGURE 1. DATA BUS BUFFER AND READ/WRITE LOGIC
FUNCTIONS
8DATA/
BUS
BUFFER
READ/
WRITE
LOGIC
82C54
4
Control Word Register
The Control Word Register (Figure 2) is selected by the
Read/Write Logic when A1, A0 = 11. If the CPU then does a
write operation to the 82C54, the data is stored in the Con-
trol Word Register and is i nterpreted as a Contr ol Word used
to define the Counter operat ion.
The Control Word Register can only be written to; status
inf ormation is available with the Read-Back Command.
Counter 0, Counter 1, Count er 2
These three functional blocks are identical in operation, so
only a single Counter will be described. The internal block
diagram of a signal counter is shown in Figure 3. The
counters are fully independent. Each Counter may operate
in a different Mode.
The Control Word Register is shown in the figure; it is not
part of the Counter itself, but its contents determine how the
Counter operates.
The status register, shown in the figure, when latched, con-
tains the current contents of the Control Word Register and
status of the output and null count flag. (See detailed expla-
nation of the Read-Back command.)
The actual c ounter is labeled CE (for Cou nti ng Element). It is
a 16-bit presetta ble s ynchronous down count er.
OLM and OLL are two 8-bit latches. OL stands for “Output
Latch”; the subscripts M and L for “Most significant byte” and
“Least significant byte”, respecti vely. Both are nor mally r eferred
to as one unit and called just OL. Th ese latches normal ly “fol-
low” the CE, but if a suitable Counter Latch Command is sent to
the 82C54, the latches “latch” the present count until read by
the CPU and then return to “following” the CE. One latch at a
time is enabled by the counter’s Control Logic to drive t he int er-
nal bus. T his is how the 16-bit Counter communicates over t he
8-bit internal bus. Note that the CE itsel f cannot be read; when-
ever you read t he count, it is the OL that is being read.
Similarly, there are two 8-bit registers call ed CRM and CRL (for
“Count Register”). Both are normally referred to as one unit and
called just CR. When a new count is written to the Counter, the
count is stored in the CR and later transferred to the CE. The
Control Logic allows one register at a time to be loaded from
the internal bus. Both bytes are transferred to the CE simulta-
neously. CRM and CRL are cle ared w hen the Counter is pro-
grammed for one byte counts ( either m ost significant byte only
or least significant byte only) the other byte will be zero. Note
that the CE cannot be written i nto; whenever a count is written,
it is written into the CR.
The Control Logic is also shown in the diagram. CLK n,
GATE n, and OUT n are all connected to the outside world
through the Control Logic.
82C54 System Interface
The 82C54 is treat ed by the system software as an array of
peripheral I/O ports; three are counters and the fourth is a
control register for MODE programming.
Basically, the select inputs A0, A1 connect to the A0, A1
address bus signals of the CPU. The CS can be derived
directly fro m the address bus usi ng a linear select method or
it can be connected to the output o f a decoder.
READ/
WRITE
LOGIC
DATA/
BUS
BUFFER
INTERNAL BUS
OUT 2
GATE 2
CLK 2
OUT 1
GATE 1
CLK 1
OUT 0
GATE 0
CLK 0
WR
RD
D7 - D0
A0
A1
CS
FIGURE 2. CONTROL WORD REGI STER AND COUNTER
FUNCTIONS
8
CONTROL
WORD
REGISTER COUNTER
2
COUNTER
1
COUNTER
0
INTERNAL BUS
CONTROL
LOGIC
CONTROL
WORD
REGISTER
STATUS
LATCH
STATUS
REGISTER
CLK n
GATE n
OUT n
OLMOLL
CE
CRMCRL
FIGURE 3. COUNTER INTERNAL BLOCK DIAGRAM
82C54
5
Operational Description
General
After power-up, the state of the 82C54 is undefined. The
Mode , count value, and out put of all Counter s are undefined.
How each Counter operates is determined when it is pro-
grammed. Each Counter must be programmed befor e it can
be used. Unus ed counters need not be programmed.
Programming the 82C54
Counters are programmed by writing a Control Word and
then an initial count.
All Control Words are written into the Control Wo rd Regi ster,
which is selected when A1, A0 = 11. The Control Word spec-
ifi es which Counter is being programmed.
By contrast, initial counts are written into the Counters, not
the Control Word Register. The A1, A0 inputs are used to
select the Counter to be wri tten into. The format of the initi al
count is determined by the Control Word used.
FIGURE 4. 82C54 SYSTEM INTERFACE
Write Operati ons
The programming procedure for the 82C54 is very flexible.
Only two conventions need t o be remem bered:
1.For Each Counter, the Control Word must be written
before the initial cou nt i s written.
2.The initia l count must foll ow the count format speci fied in the
Control Word (least significant byte only, most significant
byte only, or least significant byte and then most significant
byte).
Since the Control Word Register and the three Counters have
separate addresses (selected by the A1, A0 inputs), and each
Control Wo rd specifies the Counter it appl ies to (S C0, SC1 bits),
no special instruction sequence is required. Any programming
sequence th at foll ows the conventi ons above is accepta ble.
Control Word Format
ADDRESS BUS (16)
CONTROL BUS
DATA BUS (8)
I/OR I/OW
WR
RD
CS
A0
A1
A1 A0
8
COUNTER
0
OUTGATECLK
COUNTER
1COUNTER
2
OUT GATECLK OUT GATECLK
D0 - D7
82C54
A1, A0 = 11; CS = 0; RD = 1; WR = 0
D7 D6 D5 D4 D3 D2 D1 D0
SC1 SC0 RW1 RW0 M2 M1 M0 BCD
SC - Select Counter
SC1 SC0
0 0 Select Counter 0
0 1 Select Counter 1
1 0 Select Counter 2
1 1 Rea d- Bac k Comm an d ( See Read O per at ions )
RW - R ea d /Wri te
RW1 RW0
0 0 Counter Latch Command ( See Read Ope rations)
0 1 Read/Write least significant byte only.
1 0 Read/Write most significant byte only.
1 1 Read/Write least significant byte first, then most
significant byte.
M - Mode
M2 M1 M0
0 0 0 Mode 0
0 0 1 Mode 1
X 1 0 Mode 2
X 1 1 Mode 3
1 0 0 Mode 4
1 0 1 Mode 5
BCD - Binary Coded Decimal
0 Binary Counter 16-bit
1 Binary Coded Decimal (BCD) Counter (4 Decades)
NOTE: Don’t Care bits (X) should be 0 to insure compatibility with
future products.
Possibl e Programming Sequence
A1 A0
Control Word - Counter 0 1 1
LSB of Count - Counter 0 0 0
MSB of Count - Counter 0 0 0
Control Word - Counter 1 1 1
LSB of Count - Counter 1 0 1
MSB of Count - Counter 1 0 1
Control Word - Counter 2 1 1
LSB of Count - Counter 2 1 0
MSB of Count - Counter 2 1 0
82C54
6
A new initial count may be written to a Counter at any time
without affecting the Counter’s programmed Mode in any way.
Counting will be affected as descri bed in the Mode definitions.
The new count must fol low t he progr am med count format.
If a Counter is programmed to read/write two-byte counts,
the following precaution applies. A program must not trans-
fer control between writing the first and second byte to
another routine which also writes into that same Counter.
Otherwise, the Counter will be loaded with an incorrect
count.
Read Operations
It is often desirable to read the value of a Counter without
disturbing the count in progress. This is easily done in the
82C54.
There are three possible methods for reading the Counters.
The first is through the Read-Back command, which is
explained later . The second is a simple rea d operation of the
Counter, which is selected with the A1, A0 inputs. The only
requirement is that the CLK input of the selected Counter
must be inhibited by using either the GATE input or external
logic. Otherwise, the count may be in process of changing
when it is rea d, giving an undefi ned result.
Counter Latch Comm and
The other method for reading the Counters involves a spe-
cial software command called the “Counter Latch Com-
mand”. Like a Control Word, this command is written to the
Control Word Regist er, which i s selected when A1, A0 = 11.
Also, like a Control Word, the SC0, SC1 bits select one of
the three Counters, but two other bits, D5 and D4, distin-
guish this command f rom a Control Word.
.
The selected Counter’s output latch (OL) latches the count
when the Counter Latch Command is received. This count is
held in the latch until it is read by the CPU (or until the Counter
is reprogrammed). The count is then unlatched automatically
and the OL re turns t o “following ” the coun ting e lement (CE).
This allows reading the contents of the Counters “on the fly”
without affecting coun tin g in pro gress. Multiple C ounter Latch
Commands may be used to latch more than one Counter.
Each latched Counter’s OL holds its count until read. Counter
Latch Commands do not affect the programmed Mode of the
Counter in any way.
If a Counter is latched and then, some time later, latched
again before the count is read, the second Counter Latch
Command i s ignored. The count read will be the count at the
time t he first Counter Latch Command was i ssued.
With either met hod, t he count must be read accor ding to the
programmed format; specifically, if the Counter is pro-
grammed for two byte counts, two bytes must be read. The
two bytes do not have to be read one right after the other;
Possibl e Programming Sequence
A1 A0
Control Word - Counter 0 1 1
Control Word - Counter 1 1 1
Control Word - Counter 2 1 1
LSB of Count - Counte r 2 1 0
LSB of Count - Counte r 1 0 1
LSB of Count - Counte r 0 0 0
MSB of Count - Counter 0 0 0
MSB of Count - Counter 1 0 1
MSB of Count - Counter 2 1 0
Possibl e Programming Sequence
A1 A0
Control Word - Counter 2 1 1
Control Word - Counter 1 1 1
Control Word - Counter 0 1 1
LSB of Count - Counte r 2 1 0
MSB of Count - Counter 2 1 0
LSB of Count - Counte r 1 0 1
MSB of Count - Counter 1 0 1
LSB of Count - Counte r 0 0 0
MSB of Count - Counter 0 0 0
Possibl e Programming Sequence
A1 A0
Control Word - Counter 1 1 1
Control Word - Counter 0 1 1
LSB of Count - Counte r 1 0 1
Control Word - Counter 2 1 1
LSB of Count - Counte r 0 0 0
MSB of Count - Counter 1 0 1
LSB of Count - Counte r 2 1 0
MSB of Count - Counter 0 0 0
MSB of Count - Counter 2 1 0
NOTE: In all four examples, all counters are programmed to
Read/Write t wo-by te counts. T hese are only f our of many
p rog r a mm in g sequ e nc es .
A1, A0 = 11; CS = 0; RD = 1; WR = 0
D7 D6 D5 D4 D3 D2 D1 D0
SC1SC000XXXX
SC1, SC0 - specify counter to be latched
SC1 SC0 COUNTER
00 0
01 1
10 2
1 1 Read-Back Command
D5, D4 - 00 designates Counter Latch Command, X - Don’t Care.
NOTE: Don’t Care bits (X) should be 0 to insur e compatibility with
future products.
82C54
7
read or write or programming operations of other Counters
may be inserted between them.
Another feature of the 82C54 is t hat reads and writes of the
same Counter may be interleaved; for example, if the
Counter is programmed for two byte counts, the following
sequence is valid.
1.Read least significant byte.
2.Write new least significant byte.
3.Read most signi ficant byte.
4.Write new most significant byte.
If a counter is programmed t o read or write two-byte counts,
the following precaution applies: A program MUST NOT
transfer control bet ween reading the first and second byte to
another routine which also reads from that same Counter.
Otherwise, an incor rect count will be read.
Read-Back Command
The read-back command allows the user to check the count
value, programmed Mode, and current state of the O UT pin
and Null Count flag of the selected counter(s).
The command is written into the Control W or d Register and
has the format shown in Figure 5. The command applies to
the counters selected by setting their corresponding bits D3,
D2, D1 = 1.
The read-back command may be used to latch multiple
counter output la tches (OL) by se tt ing the COUNT bit D5 = 0
and selecting the desired counter( s). This signal command is
functionally equivalent to several counter latch commands,
one for each counter latched. Each counter’s latched count
is held until it is r ead (or the counter is reprogrammed). That
counter is automatically unlatched when read, but other
counters remain latched until they are read. If multiple count
read-back commands are issued to the same counter with-
out reading the count, all but the first are ignored; i.e., the
count which will be read is the count at the time the first
read-back command wa s iss ued.
The read-back command may also be used to latch status
infor mation of select ed counter(s) by setting STATUS bit D4
= 0. Status must be latched to be read; status of a counter is
accessed by a r ead from that cou nter.
The counter status format is shown in Figure 6. Bits D5
through D0 contai n the count er’s programmed Mode exactly
as written in the last Mode Control Word. OUTPUT bit D7
contains the current state of the OUT pin. This allows the
user to monitor the counter’s output via software, possibly
eli m inating some hardware f rom a system.
A0, A1 = 11; CS = 0; RD = 1; WR = 0
D7 D6 D5 D4 D3 D2 D1 D0
1 1 COUNT STATUS CNT 2 CNT 1 CNT 0 0
D5: 0 = Lat ch count of selected Counte r (s)
D4: 0 = La tc h st a tu s of se le cted Co un t er(s)
D3: 1 = Se lect Counter 2
D2: 1 = Se lect Counter 1
D1: 1 = Se lect Counter 0
D0: Reserved for future expansion; Must be 0
FIGURE 5. READ-BACK COMMAND FORMAT
82C54
8
NULL CO UNT bit D6 in dica tes when the last count written to
the counter register (CR) has been loaded into the counting
element (CE). The exact time this happens depends on the
Mode of the coun ter and is des c ribed in the Mode Defin i ti ons ,
but unti l t h e co unter i s loa ded into the cou nt ing ele m ent (C E ) ,
it can’t be read from the counter. If the count is latched or read
before this time, th e c ount v alue w ill not refle ct the n ew co unt
just w ritten. The operat ion o f Nul l Count is s hown belo w.
THIS ACTION: CAUSES:
A. Write to the control word register:(1) . . . . . . . . . . Null Count = 1
B. Write to the count register (CR):(2) . . . . . . . . . . . Null Count = 1
C. New count is loaded into CE (CR - CE). . . . . . . . Null Count = 0
(1) Only the counter specified by the control word will have its null
count set to 1. Null count bits of other counters are unaffected.
(2) If the counter is programmed for two-byte counts (least signifi-
cant byte then most significant byte) null count goes to 1 when
the second byte is written.
If multiple status latch operations of the counter(s) are per-
formed withou t reading the status , all but the first are ignored;
i.e., the statu s that will b e read is the s tatus of the co unter at
the time the first status read-back command was issued.
FIGURE 7. READ-BACK COMMAND EXAMPLE
D7 D6 D5 D4 D3 D2 D1 D0
OUTPUT NULL
COUNT RW1 RW0 M2 M1 M0 BCD
D7: 1 =Out pi n is 1
0 =O ut pi n is 0
D6: 1 =Null count
0 =Count available for reading
D5 - D0 =Counter programmed mode (See Control Word Formats)
FIGURE 6. STATUS BYTE
COMMANDS
DESCRIPTION RESULTD7 D6 D5 D4 D3 D2 D1 D0
1 1 0 0 0 0 1 0 Read-Back Count and Status of Counter 0 Count and Status Latched for Counter 0
1 1 1 0 0 1 0 0 Read-Back Status of Counter 1 Status Latched for Count er 1
1 1 1 0 1 1 0 0 Read-Back Status of Counter s 2, 1 Status La tched for Counter 2,
But Not Cou nter 1
1 1 0 1 1 0 0 0 Rea d- Ba c k C ou nt of C ou nt er 2 C ou nt La tc he d f or C ou nte r 2
1 1 0 0 0 1 0 0 Read -B ack Count and Status of Counter 1 Count Latched for Counter 1,
But Not Status
1 1 1 0 0 0 1 0 Read-Back Status of Counter 1 Co mmand Ignor ed, Status Already
Latched for Counter 1
82C54
9
Both count and status of the selected counter(s) may be
latched simultaneously by setting both COUNT and STA-
TUS bit s D5, D4 = 0. This is functional ly the same as issuing
two separate read-back commands at once, and the above
discussions apply here also. Specifically, if multiple count
and/or status read-back commands are issued to the same
counter(s) without any intervening reads, all but the first are
ignored. This is ill ustrated in Fi gure 7.
If both count and status of a counter are latched, the first
read operation of that counter will return latched status,
regardless of which was latched first. The next one or two
reads (dependi ng on whether the counter is programmed for
one or two type counts) return latched count. Subsequent
reads retur n unlatched count.
Mode Defini tions
The following are defined for use in describing the operation
of the 82C54.
CLK PULSE:
A rising edge, then a falling edge, in that order, of a
Counter’s CLK input.
TRIGGER:
A rising edge of a Counter’s Gate input .
COUNTER LOADING:
The transfer of a count from the CR to the CE (See “Func-
tional Description”)
Mode 0: Interrupt on Terminal Count
Mode 0 is typically used for event counting. After the Control
Word is w ri tte n , OU T is i n iti al ly lo w , a n d w ill re m a i n lo w u n til
the Counter reaches zero. O UT then goes high and remains
high unt il a new count or a new Mode 0 Contr ol Word is writ-
ten to the Counter.
GATE = 1 enables counting; GATE = 0 disables counting.
GATE has no effect on OUT.
After the Control Word and initial count are written to a
Counter, the initial count will be loaded on the next CLK
pulse. This CLK pulse does not decrement the count, so for
an initial count of N, OUT does not go high until N + 1 CLK
pulses after the init ial count is writt en.
If a new count is written to the Counter it will be loaded on
the next CLK pulse and counting will continue from the new
count. If a two-byte count is wr itten, the following happens:
(1)Writing the first byte disables counting. Out is set low
imme diately (no clock pulse required).
(2)Writing the second byte allows the new count to be
loaded on the next CLK pulse.
This allows the counting sequence to be synchronized by
software. Again OUT does not go high until N + 1 CLK
pulses after the new count of N is written.
If an initial count is written while GATE = 0, it will still be
loaded on the next CLK pulse. When GATE goes high, OUT
will go high N CLK pulses later; no CLK pulse is needed to
load the counter as thi s has already been done .
FIGURE 9. MODE 0
NOTES: The following conventions apply to all mode timing diagrams.
1. Counters are programmed for binary (not BCD) counting and for
reading/writi ng least signifi c ant byte (LSB) on ly.
2. The counter is always selected (CS always lo w).
3. CW sta nds f o r “ Co nt rol Wo rd ”; CW = 10 me an s a co ntr ol w ord o f
10, Hex is written to the counter.
4. LSB stands for Least significant “byte” of count.
5. Numb ers below dia grams a re c ount values . Th e lowe r number i s
the least significant byte. The upper number is the most signifi-
cant byte. Since the counter is programmed to read/write LSB
only, the most significant byt e cannot be read.
6. N stands for an undefined co unt.
7. Vertical lines show transitions between count values.
CS RD WR A1 A0
0 1 0 0 0 Write into Counter 0
0 1 0 0 1 Write into Counter 1
0 1 0 1 0 Write into Counter 2
0 1 0 1 1 Writ e Control Word
0 0 1 0 0 Read from Counter 0
0 0 1 0 1 Read from Counter 1
0 0 1 1 0 Read from Counter 2
0 0 1 1 1 No-Ope ration (Three -State )
1 XXXXNo-Operation (Three-State)
0 1 1 X X No-Opera tion (Three-State )
FIGURE 8. READ/WRITE OPERATIONS SUM MARY
CW = 10 LSB = 4
WR
CLK
GATE
OUT
WR
CLK
GATE
OUT
WR
CLK
GATE
OUT
CW = 10 LSB = 3
CW = 10 LSB = 3 LSB = 2
NNNN0
40
30
20
10
0FF
FF FF
FE
NNNN0
30
20
20
20
10
0FF
FF
NNNN0
30
20
10
20
10
0FF
FF
82C54
10
Mode 1: Hardware Retriggerable One-Shot
OUT will be initially high. OUT will go low on the CLK pulse
following a trigger to begin the one-shot pulse, and will remain
low until the Counter reaches zero. OUT will then go high and
remain high until the CLK pulse after the next trigger.
After writing the C ontrol Wor d and initial count, th e Cou nter is
armed. A trigger results in loading the Counter and setting
OUT low on the next CLK pulse, thus starting the one-shot
pul se N C LK cy cles in durati o n. Th e one-sh ot i s ret ri gg erable ,
hence OU T will remain low for N CLK pulses after any trigger.
The one-shot pulse can be repeated without rewriting the
same count into the counter. GATE has no effect on OUT.
If a new count is written to the Counter during a one-shot
pulse, the current one-shot is not affected unless the
Counter is retriggerable. In that case, the Counter is loaded
with the new count and the one-shot pulse continues until
the new count expires.
FIGURE 10. MODE 1
Mode 2: Rate Generator
This Mode functions like a divide-by-N counter. It is typically
used to generate a Real Time Clock Interrupt. OUT will ini-
tially be high. When the initial count has decremented to 1,
OUT goes low for one CLK pulse. OUT then goes high
again, the Counter reloads the initial count and the process
is repeated. Mode 2 is periodic; the same sequence is
repeated indefinitely. For an initi al count of N, the sequence
repeats every N CLK cycles.
GATE = 1 enables counting; GATE = 0 disables counting. If
GATE goes low during an output pulse, OUT is set high
immediately. A trigger reloads the Counter with the initial
count on the next CLK pulse; OUT goes low N CLK pulses
after the trigger. Thus the GATE input can be used to syn-
chronize the Counter.
Afte r writing a Control Word and initia l count, t he Counter will
be loaded on the next CLK pulse. OUT goes low N CLK
pulses after the initial count is written. This allows the
Counter to be synchronized by soft ware also.
Writing a new count whi le counting does not affect the current
counting sequence. If a trigger is received after writing a new
count but befor e the end o f the current per iod, the Counter will
be loaded wi th the new count on the next CLK pulse and count-
ing will continue from t he end of the current counting cycle.
FIGURE 11. MODE 2
WR
CLK
GATE
OUT
WR
CLK
GATE
OUT
WR
CLK
GATE
OUT
NNNN 0
30
20
10
0FF
FF 0
30
2
N
CW = 12 LSB = 3
CW = 12 LSB = 3
CW = 12 LSB = 2 LSB = 4
NNNN 0
20
10
0FF
FF FF
FE 0
40
3
N
NNNN 0
30
20
10
30
20
10
0
N
NNNN 0
20
10
30
20
10
3
0
3
NNNN 0
20
20
30
20
10
3
0
3
NNNN 0
30
20
10
50
40
3
0
4
WR
CLK
GATE
OUT
CW = 14 LSB = 3
WR
CLK
GATE
OUT
CW = 14 LSB = 3
WR
CLK
GATE
OUT
CW = 14 LSB = 4 LSB = 5
82C54
11
Mode 3: Square Wave Mode
Mode 3 is typically used for Baud rat e generation. Mode 3 is
similar to Mode 2 except for the duty cycle of OUT. OUT will
ini tially be high. When ha lf the in it ial count has expired, OUT
goes low for the remainder of the count. Mode 3 is periodi c;
the sequence above is repeated indefinitely. An initial count
of N results in a square wave with a period of N CLK cycle s.
GATE = 1 enables counting; GATE = 0 disables counting. If
GATE goes low while OUT is low, OUT is set high immedi-
ately; no CLK pulse is required. A trigger reloads the
Counter with the initial count on the next CLK pulse. Thus
the GATE input can be used to synchronize the Counter .
Afte r writing a Control Word and initia l count, t he Counter will
be loaded on the next CLK pulse. This all ows the Counter to
be synchronized by software also.
Writing a new count while counting does not affect the cur-
rent counting sequence. I f a t rigger is received aft er writing a
new count but before the end of the current half-cycle of the
square wave, the Counter wi ll be loaded with the new count
on the next CLK pulse and counting will continue from the
new count. Otherwise, the new count will be loaded at the
end of the current half-cycle.
FIGURE 12. MODE 3
Mode 3 is Implemented as Follows:
EVEN COUNTS: OUT is initially high. The initial count is
loaded on one CLK pulse and then is decremented by two
on succeeding CLK pulses. When the count expires, OUT
changes value and the Counter is reloaded with the initial
count. The above proc ess is repeated indefinitely.
ODD COUNTS: OUT is initially high. The initial count is loaded
on one CLK pulse, decrement ed by one on the next CLK pulse,
and then decremented by two on succeeding CLK pulses.
When the count expires, OUT goes low and the Counter is
reloaded with the initial count. The count is decremented by
three on the next CLK pulse, and th en by two on succeeding
CLK pulses. When the count expires, OUT goes high again and
the Counter is reloaded with the initial count. The above pro-
cess is repeated indefinitely. So for odd counts, OUT will be
high for (N + 1)/ 2 counts and low for (N - 1)/2 counts.
Mode 4: Softwa re Tri ggered Mode
OUT will be initially high. Whe n the initi al count expires, O UT
wil l go low for one CLK pul se then go high agai n. Th e count-
ing sequence is “Trig gered” by writin g the i nitial count .
GATE = 1 enables counting; GATE = 0 disables counting.
GATE has no effect on OUT.
After writing a Contr ol Wor d a nd initial count, the Count er will be
loaded on the next CLK pulse. This CLK pulse does not decre-
ment the count, so for an initial count of N, O U T does not strobe
low until N + 1 CLK pulses after the init ial count is written.
If a new count is written during counti ng, it will be loaded on
the next CLK pulse and counting will continue from the new
count. If a two-byte count is wr itten, the following happens:
(1)Writing the fir st byte has no effect on cou nti ng.
(2)Writing the second byte allows the new count to be
loaded on the next CLK pulse.
This all ows the sequence to be “retriggered” by softwar e. OUT
stro bes low N + 1 CLK pul ses after the new count of N is writte n.
NNNN 0
20
40
20
40
20
40
2
0
40
40
2
NNNN 0
40
20
50
20
50
40
2
0
50
50
2
NNNN 0
20
40
20
20
20
40
2
0
40
40
2
WR
CLK
GATE
OUT
CW = 16 LSB = 4
WR
CLK
GATE
OUT
WR
CLK
GATE
OUT
CW = 16 LSB = 5
CW = 16 LSB = 4
82C54
12
FIGURE 13. MODE 4
Mode 5: Hardware Triggered Strobe (Retriggerable)
OUT will initially be high. Counting is triggered by a rising
edge of GATE. W hen the initial count has expired, OUT will
go low for one CLK pulse and then go high again.
After writing the Control Word and initial count, the counter
will not be loaded until the CLK pulse after a trigger. This
CLK pulse does not decrement the count, so for an initial
count of N, OUT does not strobe low until N + 1 CLK pulses
after tr igger.
A trigger results in the Counter being loaded with the initial
count on the next CLK pulse. The count ing sequence is tri g-
gerable. OUT will not strobe low for N + 1 CLK pulses after
any trigger GATE has no effect on OUT .
If a new count i s writte n during coun ting, the curren t counti ng
sequence will not be affected. If a trigger occurs after the
new count is written but before the current count expires, the
Counter will be loaded with new count on the next CLK pulse
and counting will con ti nue from there.
FIGURE 14. MODE 5
Operation Common to All Modes
Programming
When a Control Word is written to a Counter, all Control
Logic, is immedi ately reset and OUT goes to a know n initial
state; no CLK pulses are req uir ed for this.
Gate
The GATE input is always sampled on the rising edge of
CLK. In Modes 0, 2, 3 and 4 the GATE input is level sensi-
tive, and logi c level is sampl ed on the rising edge of CLK. In
modes 1, 2, 3 and 5 the GATE input is ri sing- edge sensitive.
In these Modes, a rising edge of G ate (trigger) sets an edge -
sensitive flip-flop in the Counter. This flip-flop is then sam-
pled on the next rising edge of CLK. The flip-flop is reset
immediately after it is sampled. In this way, a trigger will be
detected no matter when it occurs - a high logic level does
not have to be maintained until the next rising edge of CLK.
Note that in Modes 2 and 3, the GATE input is both edge-
and level-sensitive.
NNNN 0
20
10
0FF
FF FF
FE FF
FD
0
3
WR
CLK
GATE
OUT
CW = 18 LSB = 3
WR
CLK
GATE
OUT
WR
CLK
GATE
OUT
CW = 18 LSB = 3
CW = 18 LSB = 3
NNN 0
30
20
10
20
10
0FF
FF
NN NN 0
30
30
20
10
0FF
FF
0
3
LSB = 2
N
NNNN 0
30
20
10
0FF
FF 0
3
WR
CLK
GATE
OUT
CW = 1A LSB = 3
NNNN 0
30
20
30
20
1
NNNN 0
30
20
10
0FF
FF FF
FE
WR
CLK
GATE
OUT
CW = 1A LSB = 3
WR
CLK
GATE
OUT
CW = 1A LSB = 3
N
NN 0
0FF
FF
LSB = 5
N0
50
4
82C54
13
Counter
New counts are loaded and Counters are decremented on
the fall ing edge of CLK.
The largest possibl e initial count i s 0; t his is equivalent to 216
for binary counting and 104 for BCD counting.
The counter does not stop when i t reaches z ero. In Mo des 0,
1, 4, and 5 the Count er “wraps around” to the highest count,
either FFFF hex for binary counting or 9999 for BCD count-
ing, and continues counting. Modes 2 and 3 are periodic; the
Counter reloads itself with the initial count and continues
counting from there.
FIGURE 15. GATE PIN OPE RATIONS SUMMARY
FIGURE 16. MINIMUM AND MAXIMUM INITIAL COUNTS
SIGNAL
STATUS
MODES LOW OR
GOING LOW RISING HIGH
0 Disables Counting - Enables Counting
1 - 1) Initia te s
Counting
2) Resets output
after next clock
-
2 1) Disa bles
counting
2) Sets output im-
mediately high
Initiates Counting Enables Counting
3 1) Disa bles
counting
2) Sets output im-
mediately high
Initiates Counting Enables Counting
4 1) Disa bles
Counting - Enables C ounting
5 - Initiates Counting -
MODE MIN COUNT MAX COUNT
010
110
220
320
410
510
NOTE: 0 is equivalent to 216 for binary counting and 104 for BCD
counting.
82C54
14
)
Absolute Maximum Ratings Thermal Information
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .+8.0V
Input, Output or I/O Voltage . . . . . . . . . . . .GND-0.5V to VCC +0.5V
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1
Ope rat i ng Condit io ns
Operating Voltage Range. . . . . . . . . . . . . . . . . . . . . +4.5V to +5.5V
Operating Te mperature Range
C82C54, C82C54-10, -12. . . . . . . . . . . . . . . . . . . . .0oC to +70oC
I82C54, I82C54-10, -12 . . . . . . . . . . . . . . . . . . . . -40oC to +85oC
M82C54, M82C54-10, -12 . . . . . . . . . . . . . . . . . -55oC to +125oC
Thermal Resistance (Typical) θJA (oC/W) θJC (oC/W)
CERDIP Package . . . . . . . . . . . . . . . . 55 12
CLCC Package . . . . . . . . . . . . . . . . . . 65 14
PDIP Package. . . . . . . . . . . . . . . . . . . 60 N/A
PLCC Package . . . . . . . . . . . . . . . . . . 65 N/A
SOIC Package. . . . . . . . . . . . . . . . . . . 75 N/A
Storage Temperature Range . . . . . . . . . . . . . . . . .-65oC to +150oC
Maximum Junction Temperature Ceramic Package . . . . . . . +175oC
Maximum Junction Temperature Plastic Package . . . . . . . . +150oC
Maximum Lead Temperature Package (Soldering 10s) . . . . +300oC
(PLCC an d SOIC - Lean Tips Only)
Die Characteristics
Gate Count . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2250 Gates
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
DC Electrical Specification s VCC = +5.0V ± 10%, TA = 0oC to +7 0oC (C82C54, C82C54-10, C82C54-12)
TA = -40oC to +85oC (I82C54, I82C54-10, I82C54-12)
TA = -55oC to +125oC (M82C54, M82C54-10, M82C54-12
SYMBOL PARAMETER MIN MAX UNITS TEST CONDITI ONS
VIH Logical One Input Vol tage 2.0 - V C82C54, I82C54
2.2 - V M82C54
VIL Logical Zero Input Voltage - 0.8 V
VOH Output HIGH Voltage 3.0 - V IOH = -2.5mA
VCC -0.4 - V IOH = -100µA
VOL Output LOW Voltage - 0.4 V IO L = +2.5 mA
II Input Leakage C urrent -1 +1 µA VIN = GND or VCC
DIP Pins 9,11,14-16,18-23
IO O u tp ut Le ak ag e Curren t -10 + 10 µAVOUT = GND or V
CC
DIP Pins 1-8
ICCSB Standby Power Supply Current - 10 µAV
CC = 5.5V, VIN = GND or VCC,
Outputs Op en, Counters
Programmed
ICCOP Operating Power Supply Current - 10 mA VCC = 5.5V,
CLK0 = CLK1 = CLK2 = 8MHz,
V IN = GN D or VCC,
Output s Open
Capacitance TA = +25 oC; All Measurements Referenced to Devi ce GND, Note 1
SYMBOL PARAMETER TYP UNITS TEST CONDITIONS
CIN Input Capaci tance 20 pF FREQ = 1MHz
COUT Output Capacitance 20 pF FREQ = 1MHz
CI/O I/O Capacitance 20 pF FREQ = 1MHz
NOTE:
1. Not tested, but character ized at init ial design and at major process/de sign changes.
82C54
15
AC Electrical Specification s VCC = +5.0V ± 10%, TA = 0oC to +70oC (C82C54, C82C54-10, C82C54-12)
TA = -40oC to +85oC (I82C54, I82C54-10, I82C54-12)
TA = -55oC to +125oC (M82C54, M82C54-10, M82C54-12)
SYMBOL PARAMETER
82C54 82C54-10 82C54-12
UNITS TEST
CONDITIONSMIN MAX MIN MAX MIN MAX
READ CYCLE
(1) TAR Address Stable Before RD 30 - 25 - 25 - ns 1
(2) TSR CS Stable Before RD 0-0-0-ns 1
(3) TRA Addre ss Hold Time After RD 0-0-0-ns 1
(4) TRR RD P ulse Width 150 - 95 - 95 - ns 1
(5) TRD Data Del ay from RD - 120 - 85 - 85 ns 1
(6) TAD Data Delay from Address - 210 - 185 - 185 ns 1
(7) TDF RD to Data Floating 5 85 5 65 5 65 ns 2, Note 1
(8) TRV Command Recovery Time 200 - 165 - 165 - ns
WRITE CYCLE
(9) TAW Address Stable Before WR 0-0-0-ns
(10) TSW CS Stable Before WR 0-0-0-ns
(11) TWA Address Hold Time After WR 0-0-0-ns
(12) TWW WR Pulse Width 95 - 95 - 95 - ns
(13) TDW Data Setup Time Before WR 140 - 95 - 95 - ns
(14) TWD Data Hold Time After WR 25-0-0-ns
(15) TRV Command Recovery Time 200 - 16 5 - 165 - ns
CLOCK AND GATE
(16) TCLK Clock Period 125 DC 100 DC 80 DC ns 1
(17) TPWH High Pulse Width 60 - 30 - 30 - ns 1
(18) TPWL Low Pul s e Width 60 - 40 - 30 - ns 1
(19) TR Clo ck Rise Time - 25 - 25 - 25 ns
(20) TF Clock Fall Time - 25 - 25 - 25 ns
(21) TGW Gate Width High 50 - 50 - 50 - ns 1
(22) TGL Gate Width Low 50 - 50 - 50 - ns 1
(23) TGS Gate Setu p Time to CLK 50 - 40 - 40 - ns 1
(24) TGH Gate H old Time Af ter CLK 50 - 50 - 50 - ns 1
(25) TOD Output Delay from CLK - 150 - 100 - 100 ns 1
(26) TODG O utput Delay f rom Gate - 120 - 100 - 100 ns 1
(27) TWO OUT Delay from Mode Write - 260 - 240 - 240 ns 1
(28) TWC CLK Delay for Loading 0 55 0 55 0 55 ns 1
(29)TWGGate Delay for Sampling -540-540-540ns 1
(30) TCL CLK Se tup for Count Latch -40 40 - 40 40 -40 40 ns 1
NOTE:
1. Not tested, but character ized at init ial design and at major process/de sign changes.
82C54
16
Timing Waveforms
FIGURE 17. WRITE
FIGURE 18. READ
FIGURE 19. RECOVERY
A0 - A1
CS
DATA BUS
WR
(12)
tWW
(13)
tDW
(10)
tSW
(9)
tAW
VALID
tWD (14)
tWA (11)
VALID
A0 - A1
CS
RD
DATA BUS
(2)
tSR
(6)
tAD
(5)
tRD
(4)
tRR
(7)
tDF
tRA (3)
tAR (1)
(8) (15 )
tRV
RD, W R
82C54
17
Burn-In Circuits
MD 82 C54 CERDIP
FIGURE 20. CLOCK AND GATE
Timing Waveforms (Continued)
WR
CLK
GATE
OUT
MODE COUNT
(SEE NOTE)
(17)
tPWH (18)
tPWL
(16)
tCLK tGS
(21)
tGW
(27)
tWO
tGS
(23)
tGH
(24)
tGL
tODG (26)
tF (20)
tOD (25)
tGH (24)
NOTE: LAST BYTE OF COUNT BEING WRITTEN
(19)
tR
(22)
(23)
tCL (30)
tWC (28)
R1
R1
R1
R1
R1
R1
R1
R1
R2
R1
R1
R1
R1
R1
R2
R1
R1
R2
R1
VCC
GND
Q5
Q4
A
F1
Q7
A
Q3
F2
Q8
Q2
VCC
GND
F9
F11
F0
A
Q6
GND
Q1
F10
F12
VCC
A
1
2
3
4
5
6
7
8
9
10
11
12
16
17
18
19
20
21
22
23
24
15
14
13
VCC C1
R4
R3
18
MR 82C54 CLCC
NOTES:
1. VCC = 5.5V ± 0.5V
2. GND = 0V
3. VIH = 4.5V ±10%
4. VIL = -0.2V to 0.4V
5. R1 = 47kΩ ±5%
6. R2 = 1.0kΩ ±5%
7. R3 = 2.7kΩ ±5%
8. R4 = 1.8kΩ ±5%
9. R5 = 1.2kΩ ±5%
10. C1 = 0.01µF Min
11. F0 = 100k Hz ±10%
12. F1 = F0/2, F2 = F1/2, ...F12 = F11/2
23
24
25
22
21
20
19
11
3 2 14
14 15 16 17 1812 13
28 27 26
10
5
6
7
8
9
VCC/2 Q6 GNDOPEN
VCC/2 F1Q7
R1
R1
R1
R1
R2
R5
GND
Q5
Q4
Q8
OPEN
F2
VCC/2
R1
R1
R1
R1
R1
R2
F9
F10
F11
OPEN
GND
F12
F0
R5 R1 R5 R1 R2
R1R1R1R1R1
VCC Q2 Q1 OPEN
C1
Q3 VCC
VCC
19
All Intersil U.S. products are manufactured, assembled and tested util izing ISO9000 quali ty systems.
Intersil Corporation’s quality certif ications can be viewed at www.int ersil.com/design/quali ty
Intersil products are s old by description only. Inter sil Corporation res erves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. H owever, no responsibili ty is assumed by Intersil or its subsi d iaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No li cense is granted by implicati on or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regar ding Intersi l Cor poration and its products, see www.intersil.com
Die Charact eris tics
DIE DIMENSI ONS:
129mils x 155mils x 19mils
(3270µm x 3940µm x 483µm)
METALLIZATION:
Type: Si-Al-Cu
Thickness: Metal 1: 8kÅ ± 0.75kÅ
Metal 2: 12kÅ ± 1.0kÅ
GLASSIVATION:
Type: Nitrox
Thickness: 10kÅ ± 3.0kÅ
Metallization Mask Layout
82C54
CS
A1
A0
CLK2
OUT2
GATE2
D4
D3
D2
D1
D0
CLK0
D5 D6 D7 VCC WR RD
OUT0 GATE0 GND OUT1 GATE1 CLK1
82C54
