TDA7466
DIGITA LLY CONTR OLL ED AUD IO PROCES SO R WITH
SRS SURROUND SOUND AND VOICE CANCELLER
1 STER E O INPU T
INPUT ATTENUATION CONTROL IN 0.5dB
STEP
TREBLE MIDDLE AND BAS S CONTRO L
VOICE CA NCELLER I S AVAILABL E
STEREO SRS SURROUND SOUND WITH
CENTER & SPA CE CONTRO L IS AVAILAB LE
THREE STANDARD SURROUND MODES
ARE AVAI LABLE:
- MUS IC IN 4 DIFFE RENT SELE CT ABLE
RESPONSES
- MO V IE AND SIMULATE D IN 256
DIFFER ENT SELE CTAB LE RESPONS E S
2 SPEAKERS OUTPUTS
- INDE PENDE NT ATTENU ATO RS IN 1dB
STEP FOR BALANCE FACILITY
- ZERO CROSSING ATTENUATION AVAILABLE
- AVAILABILITY OF LOUDSPEAKERS
EQUALIZATION FIXED BY EXTERNAL
COMPONENTS
- IND EP END ENT MU TE FUN C TION
2 RECORD OUTP UTS
- INDE PENDE NT ATTENU ATO RS IN 1dB
STEP FOR BALANCE FACILITY
- MUX AVAILABLE FO R PROCESSES SIGNAL
SELECTION
- IND EP END ENT MU TE FUN C TION
ALL FUNCTIONS PROGRAMMABLE VIA SE-
RIAL BUS
DESCRIPTION
The TDA7466 is a volume tone (bass middle and
treble) balance (Left/ Right) pr ocessors with stereo
SRS and voice canceller for quality audio applica-
tions in car radio, Hi-Fi, TV systems.
It reproduces SRS (Sound Retrieval System)
sound by external components and surround
sound by using phase shifters and a signal ma-
trix. The AC signal setting is obtained by resistor
networks and switc hes combined with operational
amplifiers according to the SRS laboratories
specification. Control of all the functions is ac-
complished by serial bus.
Thanks to the used BIPOLAR/CMOS Technology,
Low Distortion, Low Noise and DC stepping are
obtained.
September 2003
®
ORDERING NUMBER: TDA7466
SDIP42
LP
LP1
HP1
HP2
VAR_L
VAR_R
BASSO_L
BASSO_R
BASS_LO
1
3
2
4
5
6
7
8
9
L_OUT
RECOUT_R
RECOUT_L
NETW2
NETW1
VREFOUT
NBLO
NBLIN
L_IN
37
36
35
34
33
31
32
30
29
D96AU445A
10
11
12
13
14
42
41
40
39
38
VS
PS4
PS3
PS2
PS1 R_IN
LPVC
NBRIN
NBRO
CREF
BASS_LI
BASS_RO
BASS_RI
MIDDLE_LI
MIDDLE_LO
MIDDLE_RO
MIDDLE_RI
15
16
TREBLE_R
TREBLE_L
AGND
SCL
SDA
DIG_GND
R_OUT28
27
26
24
25
23
22
17
18
19
20
21
PIN CONNECT ION
The De vice inco rporate s the SR S
WOW
Technology under li-
cence from SRS Labs, Inc.
1/21
Obsolete Product(s) - Obsolete Product(s)
Obsolete Product(s) - Obsolete Product(s)
L-IN
RLP1
L-R
0.22µF
SUPPLY
VS
AGND
CREF
TREBLE
18nF
MIDDLE
2.7K
MIDDLE-LI
MIDDLE-LO
22nF
RM
BASS
BASS-LI
MUTE
D96AU446B
MUTE
I2C BUS DECODER + LATCHES
SPKR
ATT
REC
ATT
TREBLE MIDDLE BASS
18nF 22nF
2.7K
5.6nF
MUTE
SPKR
ATT
MUTE
REC
ATT
SCL
SDA
DIG_GND
R-OUT
RECOUT-R
L-OUT
RECOUT-L
22µF
+
-
+-
+
RHP1
LP1 HP1 HP2
5.6nF 680nF
-
+
R6
R5
PS1
90Hz
100nF
PS1
RPS1
SIM
MOVIE/
MUSIC
MUSIC
PS2
4KHz PS3
400Hz PS4
400Hz
4.7nF
PS2
RPS2
22nF
PS3
RPS3
22nF
PS4
RPS4
MOVIE/
SIM
MIXING
AMP
LPF
9KHz EFFECT
CONTROL MIXING
AMP
1.2nF
LP
MIDDLE-RI
MIDDLE-RO
36
789 5432
12442 6
19 18 15
29
21 20 17
31
26
25
27
28
30
+
-
+LPF
100nF
LPVC TREBLE-R
79dB CONTROL
5.6nF
TREBLE-L
100nF
5.6K 100nF
BASS-LO
100nF 100nF
5.6K
BASS-RI
BASS-RO
79dB CONTROL
79dB CONTROL
2.2µF
BASSO-R VAR-R
30K
+
-
+
-
2.2µF
BASSO-L VAR-L
30K
79dB CONTROL
14 11 10
12131622
39
23
0.22µF
31.5dB
control
R-IN
31.5dB control
0.47µF
NETW2NETW1
38
32 33
VOICE
ON
SURR
SRS
SURR
REAR
FIX
3BAND
SURR
REAR
FIX
3BAND
FIX
VAR
RB
FIX
VAR
50K
50K STEREO
SRS CENTER SPACE
1K
4.42K
0.47µF
1.5K 32.4K
130K
47.5K 4.7nF
3.74K
NB-RA NB-RB
NB3
NB4
NBRIN NBRO
NB2
NBLIN NBLO
NB1
NB-LA NB-LB
VREFOUT
37 40 41
3435
RM RB
V
REF
OFF
FIX
SURR
SRS
FIX
+
+
100K
MIX SW
100K
BLOCK DIAGRAM
TDA7466
2/21
Obsolete Product(s) - Obsolete Product(s)
THERMAL DAT A
Symbol Description Value Unit
Rth j-pins Thermal Resistance Junction-pins Max. 85 °C/W
QUICK REFERENCE DATA
Symbol Parameter Min. Typ. Max. Unit
VSSupply Voltage 7 9 10.2 V
VCL Max. input signal handling 2 Vrms
THD Total Harmonic Distortion V = 1Vrms f = 1KHz 0.01 0.1 %
S/N Signal to Noise Ratio V out = 1Vrms (mode = OFF) 106 dB
SCChannel Separation f = 1KHz 90 dB
Input Attenuation Control (0.5dB) -31.5 0 dB
Treble Control (2db step) -14 +14 dB
Middle Control (2db step) -14 +14 dB
Bass Control (2dB step) -14 +14 dB
Balance Control 1dB step (LCH, RCH) -79 0 dB
Mute Attenuation 100 dB
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
VSOperating Supply Voltage 11 V
Tamb Operating Ambient Temperature -10 to 85 °C
Tstg Storage Temperature Range -55 to +150 °C
ELECTRICA L CHARACTERI STICS (refer to the test circ uit Tamb = 25°C, VS = 9V, RL = 10KΩ,
Vin = 1Vrms; RG = 600Ω, all controls flat (G = 0dB), Effect Ctrl = -6dB , MODE = OFF; f = 1KHz
unless otherwise specified)
Symbol Parameter Test Condition Min. Typ. Max. Unit
SUPPLY
VSSupply Voltage 7 9 10.2 V
ISSupply Current 25 mA
SVR Ripple Rejection LCH / RC H out, Mode = OFF 60 80 dB
INPUT STAGE
RIN Input Resistance 37.5 50 62.5 KΩ
VCL Clipping Level THD = 0.3% 2 2.5 Vrms
ARANGE Attenuation Range 31.5 dB
AVMIN Min. Attenuation -1 0 1 dB
AVMAX Max. Attenuation 31 31.5 32 dB
ASTEP Step Resolution -1 0.5 1 dB
VDC DC Steps Adjacent att. step -3 0 3 mV
AVO1 Voice Canceller Output 1 LIN = RIN, RIN = ON,
Vmix = 0V FIX, 0dB attenuation 567dB
A
VO2 Voice Canceller Output 2 LIN = RIN = 0V Vmix = 1Vrms FIX,
0dB attenuation -1 0 1 dB
TDA7466
3/21
Obsolete Product(s) - Obsolete Product(s)
ELECTRICA L CHARACTERI STICS (continued)
Symbol Parameter Test Condition Min. Typ. Max. Unit
SUPPLY
AVO3 Voice Canceller Output 3 LIN = -RIN, Vmix = 0V FIX,
0dB attenuation 567dB
R
LPV Low Pass Filter Resistance 24 32 40 KΩ
BASS CONT ROL
Gb Control Range Max. Boost/cut +12.0 +14.0 +16.0 dB
BSTEP Step Resolution 1 2 3 dB
RBInternal Feedback Resistance 33 44 55 KΩ
MIDDLE CONTROL
Gm Control Range Max. Boost/cut +12.0 +14.0 +16.0 dB
MSTEP Step Resolution 1 2 3 dB
RMInternal Feedback Resistance 18.75 25 31.25 KΩ
TREBLE CONTROL
Gt Control Range Max. Boost/cut +13.0 +14.0 +15.0 dB
TSTEP Step Resolution 1 2 3 dB
STANDARD SURROUND SOUND MA TRIX
TEST CONDITION (Phase Resistor Selec tion D0=0, D1=1, D2=0. D3=1, D 4=0, D5=1, D6=0, D7=1
Symbol Parameter Test Condition Min. Typ. Max. Unit
GOFF In-phase Gain (OFF) Mode OFF, Input signal of
1kHz, 1.4 Vp-p, Rin → Rout
Lin → Lout
-1 0 1 dB
DGOFF LR In-phase Gain Difference
(OFF) Mode OFF, Input signal of
1kHz, 1.4 Vp-p
Rin → Rout, Lin → Lout
-1 0 1 dB
GMOV In-phase Gain (Movie) Movie mode, Effect Ctrl = -6dB
Input signal of 1kHz, 1.4 Vp-p
Rin → Rout, Lin → Lout
8dB
D
GMOV LR In-phase Gain Difference
(Movie) Movie mode, Effect Ctrl = -6dB
Input signal of 1kHz, 1.4 Vp-p
(Rin → Rout) – (Lin → Lout)
0dB
G
MUS In-phase Gain (Music) Music mode, Effect Ctrl = -6dB
Input signal of 1kHz, 1.4 Vp-p
(Rin → Rout), (Lin → Lout)
7dB
D
GMUS LR In-phase Gain Difference
(Music) Music mode, Effect Ctrl = -6dB
Input signal of 1kHz, 1.4 Vp-p
(Rin → Rout) - (Lin → Lout)
0dB
L
MON1 Simulated L Output 1 Simulated Mode, Effect Ctrl = -6dB
Input signal of 250Hz,
1.4 Vp-p, Rin and Lin → Lout
4.5 dB
LMON2 Simulated L Output 2 Simulated Mode, Effect Ctrl = -6dB
Input signal of 1kHz,
1.4 Vp-p, Rin and Lin → Lout
– 4.0 dB
LMON3 Simulated L Output 3 S i mu l a te d Mo d e, Ef f e ct C t rl = -
6dB
Input signal of 3.6kHz,
1.4 Vp-p, Rin and Lin → Lout
7.0 dB
TDA7466
4/21
Obsolete Product(s) - Obsolete Product(s)
ELECTRICA L CHARACTERI STICS (continued)
Symbol Parameter Test Condition Min. Typ. Max. Unit
RMON1 Simulated R Output 1 S i m ul a t ed M od e , E f f ec t Ct r l = - 6 dB
Input signal of 250Hz,
1.4 Vp-p, Rin and Lin →Rout
– 4.5 dB
RMON2 Simul ated R Output 2 S im u l at e d M o de , Ef f e ct C t rl = -6 d B
Input signal of 1kHz,
1.4 Vp-p, Rin and Lin →Rout
3.8 dB
RMON3 Simulated R Output 3 S i m ul a t ed M od e , E f f ec t Ct r l = - 6 dB
Input signal of 3.6kHz,
1.4 Vp-p, Rin and Lin → Rout
– 20 dB
RLP1 Low Pass Filter Resistance 7.5 10 12.5 KΩ
RHPI High Pass Filter Resistance 45 60 75 KΩ
RLPF LP Pin Impedance 7.5 10 12.5 KΩ
STANDARD SURROUND SOUND EFFECT CONTROL
CRANGE Control Range - 21 - 6 dB
SSTEP Step Resolution 1 dB
SURROUND SO UND M ATRIX PH ASE
RPS10 Phase Shifter 1: D1 = 0, D0 = 0 8.8 11.8 14.8 KΩ
RPS11 Phase Shifter 1: D1 = 0, D0 = 1 10.6 14.1 17.6 KΩ
RPS12 Phase Shifter 1: D1 = 1, D0 = 0 13.4 17.9 22.4 KΩ
RPS13 Phase Shifter 1: D1 = 1, D0 = 1 28 37.3 46.6 KΩ
RPS20 Phase Shifter 2: D3 = 0, D2 = 0 4.2 5.6 7 KΩ
RPS21 Phase Shifter 2: D3 = 0, D2 = 1 5.1 6.8 8.5 KΩ
RPS22 Phase Shifter 2: D3 = 1, D2 = 0 6.3 8.4 10.5 KΩ
RPS23 Phase Shifter 2: D3 = 1, D2 = 1 13.7 18.3 22.9 KΩ
RPS30 Phase Shifter 3: D5 = 0, D4 = 0 9 12.1 15.1 KΩ
RPS31 Phase Shifter 3: D5 = 0, D4 = 1 10.9 14.5 18.1 KΩ
RPS32 Phase Shifter 3: D5 = 1, D4 = 0 13.6 18.1 22.6 KΩ
RPS33 Phase Shifter 3: D5 = 1, D4 = 1 29.3 39.1 48.9 KΩ
RPS40 Phase Shifter 4: D7 = 0, D6 = 0 9 12.1 15.1 KΩ
RPS41 Phase Shifter 4: D7 = 0, D6 = 1 10.9 14.5 18.1 KΩ
RPS42 Phase Shifter 4: D7 = 1, D6 = 0 13.6 18.1 22.6 KΩ
RPS43 Phase Shifter 4: D7 = 1, D6 = 1 29.3 39.1 48.9 KΩ
SRS SURROUND SOUND MATRIX
CENTER SRS Control Range -31 0 dB
StepCCenter Step Resolution 1 dB
SPACE SRS Space Control Range -31 0 dB
StepSSpace Step Resolution 1 dB
PERSP1 Perspective 1 Input Signal of 125Hz
SPACE = 0dB, CENT ER = MUTE
Rin = GND; Lin → ROUT
12 dB
PERSP2 Perspective 2 Input Signal of 2.15KHz
SPACE = 0dB, CENT ER = MUTE
Rin = GND; Lin → ROUT
0dB
L+R L+ R SRS Curve SPACE = MUTE, CENTER
=0dB
Rin = GND; Lin → ROUT
-8.5 dB
TDA7466
5/21
Obsolete Product(s) - Obsolete Product(s)
ELECTRICA L CHARACT ERISTICS (continued)
Symbol Parameter Test Condition Min. Typ. Max. Unit
SPEAKER & RECORD ATTENUATORS
Crange Control Range 79 dB
SSTEP Step Resolution 0.5 1 1.5 dB
EAAttenuation set error Av = 0 to -20dB -1.5 0 1.5 dB
Av = -20 to -79dB -3 0 2 dB
VDC DC Steps Adjacent att. steps -3 0 3 mV
AMUTE Output Mute Condition 70 100 dB
RVAR Input Impedance 22.5 30 37.5 KΩ
SPEAKER ATTENUATORS
VTH Zero CrossingThreshold D7 = 0 VS
2 + 20 mV
AUDIO OUTPUTS
NO(OFF) Output Noise (OFF) Output Mute, Flat
BW = 20Hz to 20KHz 4
5µVrms
µVrms
NO(MOV) Output Noise (Movie) Standard
Surround Sound Mode =Movie ,
BW = 20Hz to 20KHz 30 µVrms
NO(MUS) Output Noise (Music) Standard
Surround Sound Mode = Music ,
BW = 20Hz to 20KHz, 30
NO(SIM) Output Noise (Simulated)
Standard Surround Sound Mode = Simulated,
BW = 20Hz to 20KHz 30 µVrms
NO(SRS) Output Noise (SRS)
Surround Sound BW = 20Hz to 20KHz 50 µVrms
d Distorsion Av = 0 ; Vin = 1Vrms 0.01 0.1 %
SCChannel Separation 70 90 dB
VOCL Clipping Level d = 0.3% 2 2.5 Vrms
ROUT Output Resistance 10 30 50 Ω
VOUT DC Voltage Level 3.8 V
BUS INPUTS
VIL Input Low Voltage 1 V
VIH Input High Voltage 3 V
IIN Input Current -5 +5 µA
VOOutput Voltage SDA
Acknowledge IO = 1.6mA 0.4 V
µVrms
TDA7466
6/21
Obsolete Product(s) - Obsolete Product(s)
I2C BUS INT E RFACE
Data transmission from microprocessor to the
TDA7466 and viceversa takes place through the
2 wires I2C BUS interface, consisting of the two
lines SDA and SCL (pull-up resistors to positive
supply voltage mus t be connected).
Data Validity
As shown in fig. 3, t he data on t he SDA lin e must
be stable during the high period of the clock. The
HIGH and LOW state of the data line can only
change when the clock signal on the SCL line is
LOW.
Start and Stop Conditions
As shown in fig.4 a start condition is a HIGH to
LOW transition of the SDA line while SCL is
HIGH. The stop condition is a LOW to HIGH tran-
sition of the SDA line while SCL is HIGH.
By te Fo rm a t
Every byte transferred on the SDA line must con-
tain 8 bits. Each byte must be followed by an ac-
knowledge bit. The MSB is transfer red first.
Acknowledge
The m ast er (µP) puts a resistive HIGH level on the
SDA line during the acknowledge clock pulse (see
fig. 5). The peripheral (audioprocessor) that ac-
knowledges has to pull-down (LOW) the SDA line
during this clock pulse.
The audioprocessor which has been addressed
has to generate an acknowledge after the recep-
tion of each byte, otherwise the SDA line remains
at the HIGH level during the ninth clock pulse
time. In this case the master transmitter can gen-
erate the STOP information in order to abort the
transfer.
Transmission without Acknowledge
Avoiding to detect the acknowledge of the audio-
processor, the µP c an use a simpler transmission:
simply it waits one clock without checking the
slave acknowledging, and s ends the new data.
This approach of course is less protected from
misworking.
Figure 3: Data Validity on the I2CBUS
Figure 4: Timing Diagram of I2CBUS
Figure 5: Acknowledge on the I2CBUS
TDA7466
7/21
Obsolete Product(s) - Obsolete Product(s)
SOFTWAR E SPECIFICATION
Interf ace Protocol
The interface protocol comprises:
A start condition (S)
A chip address byte, containing the TDA7466
address
A subaddress bytes
A sequence of data (N byte + achnowledge)
A stop condition (P)
ACK = Achnowledge
S = Star t
P = Stop
A = Addres s
B = Auto Increment
S 1 0 0 0 0 0 A 0 ACK ACK DATA ACK P
MSB LSB MSB LSB MSB LSB
CHIP ADDRESS
D95AU226A
B DATA
SUBADDRESS DATA 1 to DATA n
EXAMPLES
No Increment al Bus
The TDA7466 receives a start condition, the cor-
rect chip address, a subaddress with t he MSB = 0
(no incremental bus), N-data (all these data con-
cern the subaddr es s selected), a s top condition.
S 1 0 0 0 0 0 A 0 ACK ACK DATA ACK P
MSB LSB MSB LSB MSB LSB
CHIP ADDRESS
D95AU306
0D3
SUBADDRESS DATA
XXX D2 D1 D0
Incremental Bus
The TDA7466 receives a start condition, the cor-
rect chip address, a subaddress with the MSB = 1
(incremental bus): now it is in a loop condition
with an autoincrease of the subaddress whereas
SUBADDRESS from "1XXX1010" to "1XXX1111"
of DATA are ignored.
The DATA 1 concerns thesubaddress sent, and
the DATA 2 concerns the subaddress sent plus
one in the loop etc. and, at the end, it receives the
stop condition.
S 1 0 0 0 0 0 A 0 ACK ACK DATA ACK P
MSB LSB MSB LSB MSB LSB
CHIP ADDRESS
D95AU307
1D3
SUBADDRESS DATA 1 to DATA n
XXX D2 D1 D0
TDA7466
8/21
Obsolete Product(s) - Obsolete Product(s)
MSB LSB INPUT ATTENUATION
D7 D6 D5 D4 D3 D2 D1 D0 0.5 dB STEPS
10000
1 0 0 1 -0.5
1010-1
1 0 1 1 -1.5
1100-2
1 1 0 1 -2.5
1110-3
1 1 1 1 -3.5
4 dB STEPS
1000 0
1001 -4
1010 -8
1011 -12
1100 -16
1101 -20
1110 -24
1111 -28
INPUT ATTENUATION = 0 ∼ -31.5dB
INPUT ATTENUATION SELECTION
MSB LSB SUBADDRESS
D7 D6 D5 D4 D3 D2 D1 D0
BXXX0000INPUT ATTENUATION
BXXX0001SURROUND & OUT & EFFECT
CONTROL
BXXX0010PHASE RESISTOR
BXXX0011BASS & NATURAL BASE
BXXX0100MIDDLE & TREBLE
BXXX0101SPEAKER ATTENUATION "L"
BXXX0110SPEAKER ATTENUATION "R"
BXXX0111RECORD ATTENUATION "L"
BXXX1000RECORD ATTENUATION"R"
BXXX1001INPUT MULTIPLEXER, VOICE
CANCELLER & REC OUT
BXXX1010SRS / SPACE ATTENUATION
BXXX1011SRS / CENTER ATTENUATION
B = 1 INCREMENTAL BUS; ACTIVE
B = 0 NO INCREM E N T AL BUS;
X = DONT’CA RE
The first byte (subaddress)
DATA BYTES (Address = 80(HEX)):
FUNCTION SELEC TION:
TDA7466
9/21
Obsolete Product(s) - Obsolete Product(s)
MSB LSB
D7 D6 D5 D4 D3 D2 D1 D0 SURROUND MODE
0 0 SIMULATED
0 1 MUSIC
1 0 OFF
1 1 MOVIE
OUT
0 VAR
1 FIX
EFFECT CONTROL
0000 -6
0001 -7
0010 -8
0011 -9
0100 -10
0101 -11
0110 -12
0111 -13
1000 -14
1001 -15
1010 -16
1011 -17
1100 -18
1101 -19
1110 -20
1111 -21
PHAS E RESI STOR SEL ECTION
MSB LSB SURROUND PHASE
RESISTOR
D7 D6 D5 D4 D3 D2 D1 D0 PHASE SHIFT 1 (KΩ)
00 12
01 14
10 18
11 37
PHASE SHIFT 2 (KΩ)
00 6
01 7
10 8
11 18
PHASE SHIFT 3 (KΩ)
00 12
01 14
10 18
11 39
PHASE SHIFT 4 (KΩ)
00 12
01 14
10 18
11 39
STANDARD SURROUND SELECTION
TDA7466
10/21
Obsolete Product(s) - Obsolete Product(s)
BASS SELECTION
MSB LSB BASS
D7 D6 D5 D4 D3 D2 D1 D0 2 dB STEPS
0000 -14
0001 -12
0010 -10
0011 -8
0100 -6
0101 -4
0110 -2
0111 0
1111 0
1110 2
1101 4
1100 6
1011 8
1010 10
1001 12
1000 14
NATURAL BASE
0NBRIN, NBRO, NBLIN,
NBLO PIN ACTIVE
1NO NBRIN, NBRO, NBLIN,
NBLO PIN
When external components aren’t connec ted, the data from NATURAL B ASE m ust put "OFF"
TDA7466
11/21
Obsolete Product(s) - Obsolete Product(s)
MIDDLE & TREBLE SELECTION
MSB LSB MIDDLE
D7 D6 D5 D4 D3 D2 D1 D0 2 dB STEPS
0000 -14
0001 -12
0010 -10
0011 -8
0100 -6
0101 -4
0110 -2
0111 0
1111 0
1110 2
1101 4
1100 6
1011 8
1010 10
1001 12
1000 14
TREBLE
2 dB STEPS
0000 -14
0001 -12
0010 -10
0011 -8
0100 -6
0101 -4
0110 -2
0111 0
1111 0
1110 2
1101 4
1100 6
1011 8
1010 10
1001 12
1000 14
TDA7466
12/21
Obsolete Product(s) - Obsolete Product(s)
LEFT CHANNEL SPEAKER ATTENUATION SELECTION
MSB LSB SPEAKER/RECORD ATT
D7 D6 D5 D4 D3 D2 D1 D0 1 dB STEPS
000 0
001 -1
010 -2
011 -3
100 -4
101 -5
110 -6
111 -7
8 dB STEPS
0000 0
0001 -8
0010 -16
0011 -24
0100 -32
0101 -40
0110 -48
0111 -56
1000 -64
1001 -72
MUTE
101X
11XX
LEFT & RIGHT CHANNELS BOTH
MSB LSB ZERO CROSS ATT. MODE
D7 D6 D5 D4 D3 D2 D1 D0 1 dB STEPS
0 ON
1 OFF
X = DON’TCA RE
SPEAKER/RECORD ATTENUATION = 0dB ∼ -79dB
TDA7466
13/21
Obsolete Product(s) - Obsolete Product(s)
RECORD AND RIGHT CHANNEL SPEAKER ATTENUATIO N SELECTI ON
MSB LSB SPEAKER/RECORD ATT
D7 D6 D5 D4 D3 D2 D1 D0 1 dB STEPS
000 0
001 -1
010 -2
011 -3
100 -4
101 -5
110 -6
111 -7
8 dB STEPS
0000 0
0001 -8
0010 -16
0011 -24
0100 -32
0101 -40
0110 -48
0111 -56
1000 -64
1001 -72
MUTE
101X
11XX
X = DON’T CA RE
SPEAKER/RECORD ATTENUATION = 0dB ∼ -79dB
VOICE CANCELL E R/INPUT/RE COUT L & R SEL E CTION
MSB LSB
D7 D6 D5 D4 D3 D2 D1 D0 VOICE CANCELLER
1 1 1 0 OFF
1111ON
REC OUT "L"
1 0 0 1 1 VAR 1 (3BAND)
1 0 1 1 1 VAR 2 (SURR)
1 1 0 1 1 VAR 3 (REAR)
1 1 1 1 1 FIX
REC OUT "R"
1 0 0 1 1 VAR 1(3BAND)
1 0 1 1 1 VAR 2 (SURR)
1 1 0 1 1 VAR 3 (REAR)
1 1 1 1 1 FIX
TDA7466
14/21
Obsolete Product(s) - Obsolete Product(s)
SRS SPACE CONTR OL: ATTEN UATION SEL EC TION
MSB LSB SPACE ATTENUATION
D7 D6 D5 D4 D3 D2 D1 D0 1 dB STEPS
000 0
001 -1
010 -2
011 -3
100 -4
101 -5
110 -6
111 -7
8 dB STEPS
000 0
001 -8
010 -16
011 -24
MUTE
1XXXXX
X = DON’T CA RE
SPEAKER/RECORD ATTENUATION = 0dB ∼ -31dB
SRS CENTER CONTROL: ATTENUATION SELECTION
MSB LSB CENTER ATTENUATION
D7 D6 D5 D4 D3 D2 D1 D0 1 dB STEPS
000 0
001 -1
010 -2
011 -3
100 -4
101 -5
110 -6
111 -7
8 dB STEPS
000 0
001 -8
010 -16
011 -24
MUTE
1XXXXX SRS INPUT
0 NO SURROUND SIGNAL
1 SURROUND SIGNAL
SRS SWITCH
0 SRS ON
1 SRS OFF
X = DON’T CA RE
SPACE ATT E N UATION = 0d B ∼ -31dB
RECOMMENDED TO ATTENUATE - 3dB IN INPUT ATTENUATION DURING "SRS OFF"
TO FULFILL SRS BYPASS MODE WHEN SRS FUNCTION IS USED
TDA7466
15/21
Obsolete Product(s) - Obsolete Product(s)
POWER ON RESET
SURROUND & OUT CONTROL+ EFFECT CONTROL OFF + FIX + MAX ATTENUATION
SPEAKER/RECORD ATTENUATION L &R MODE MUTE + ZERO CROSS ATT.OFF
INPUT ATTENUATION + REAR SWITCH MAX ATTENUATION + ON
NATURAL BASE OFF
VOICE CANCELLER OFF
INPUT IN1
MIX SWITCH NO MIX PIN
SRS SURROUND OFF + MAX ATTENUATION
BASS & MIDDLE 2dB
TREBLE 0dB
VS
D96AU477
20µA
GND GND
10Ω
GND
PIN: L-OUT, R-OUT , RECOUT -L, RECOUT-R
50K
GND
VS
VREF
D94AU200
20µA
PIN: L- IN , R -IN
5.5K
60K
GND
VS
HP1
D94AU199
20µA
5.5K
PIN: HP2
10K
60K
GND
V
S
LP1
HP2
D94AU198
PIN: HP1
PIN DESCRIPTI ON
TDA7466
16/21
Obsolete Product(s) - Obsolete Product(s)
D94AU205
20µA
GND
PIN: SCL, SDA
10K
V
S
D94AU211
20µA
HP1
GND
PIN: LP1
VS
D96AU473
20µA
GND
PIN: NETW2
VS
D95AU308
20µA
GND
PIN: PS1, PS2, PS3, PS4, LP
20µA
V
S
30K
Vref
D95AU227
SW
GND
PIN: VAR-L, VAR-R,
20K
V
S
D95AU336
20µA
20K
GND
42K
PIN: CREF
TDA7466
17/21
Obsolete Product(s) - Obsolete Product(s)
20µA
VS
D95AU234
SWGND
PIN: NBLIN, NBRIN
10K
V
S
D95AU233A
20µA
GND
GND
PIN: VOUT REF
25K
V
S
D95AU309
20µA
GND
PIN: TREBL E- L , TR EB L E- R
45K
or
25K
V
S
D95AU231A
20µA
BASS-RO,MIDDLE-LO,MIDDLE-RO
BASS-LO
GND : Bass
: MIDDLE
PIN: BASS-LI, BASS-RI, MIDDLE-LI, MIDDLE-RI,
VS
D95AU230
20µA
GND
PIN: B ASSO-L, BASSO-R, NETW1
(*)
V
S
D95AU232
20µA
BASS-LI,BASS-RI,MIDDLE-LI,MIDDLE-RI
GND
(*) 45K : Bass
25K : MIDDLE
PIN: BASS-LO, BASS-RO, MIDDLE-LO, MIDDLE-RO,
TDA7466
18/21
Obsolete Product(s) - Obsolete Product(s)
VREF
V
S
D95AU235A
GND
PIN: NBLO, NBRO
TDA7466
19/21
Obsolete Product(s) - Obsolete Product(s)
SDIP42 (0.600")
A1
B eB1
D
22
21
42
1
LA
e1
A2
c
E1
E
e2
Gage Plane
.015
0,38
e2
e3
E
SDIP42
DIM. mm inch
MIN. TYP. MAX. MIN. TYP. MAX.
A 5.08 0.20
A1 0.51 0.020
A2 3.05 3.81 4.57 0.120 0.150 0.180
B 0.38 0.46 0.56 0.0149 0.0181 0.0220
B1 0.89 1.02 1.14 0.035 0.040 0.045
c 0.23 0.25 0.38 0.0090 0.0098 0.0150
D 36.58 36.83 37.08 1.440 1.450 1.460
E 15.24 16.00 0.60 0.629
E1 12.70 13.72 14.48 0.50 0.540 0.570
e 1.778 0.070
e1 15.24 0.60
e2 18.54 0.730
e3 1.52 0.060
L 2.54 3.30 3.56 0.10 0.130 0.140
OUTLINE AND
MECHANICAL DAT A
TDA7466
20/21
Obsolete Product(s) - Obsolete Product(s)
Infor mation furni shed is bel ieved to be ac curate and reliabl e. Howev er, STMicroel ectr onics assum es no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
grante d by i mplication or oth erwise under a ny patent or patent right s of STMicro electronics . Spec ifications ment ioned in this publi cation are
subj ect to change without notic e. This public ation supers edes and rep laces all informat ion p reviously supplied. STMi croelec tron ics products
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a regi st ered trad emark of ST M i croelectroni cs.
All other names are the property of their respective owners
© 2003 STMicroel ect roni cs - Al l rights rese rved
The Sound Retrieval System and are registered trademarks of SRS Labs, Inc.
STMicroelectronics GROUP OF COMPANIE S
Aust ral i a – Belgium - Braz i l - Canada - China – Czec h Republ i c - Finland - Fr ance - Germ any - Hong Kong - India - Israel - I taly - Ja pa n -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States
www.st.com.
TDA7466
21/21
