W ide Input Voltage Range, High Ef ficiency
8-Channel Fault Tolerant LED Driver
A8508
19
Allegro MicroSystems, LLC
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
Application Information
Paralleling more than one A8508
The A8508 can be paralleled together by using a single boost
converter (master) to provide output power for up to a total of
four A8508s (slaves). The MODE pin of each device must be tied
to the VDD pin of the same device for proper mode selection.
In this mode, the ¯
F
¯
¯
A
¯
¯
U
¯
¯
L
¯
¯
T
¯
pins and the COMP pins become a bi-
direction signal bus for the system to communicate.
At initial power-up, each IC will release a pull-down resistor
on the COMP pin and start in soft start mode. When 200 mV is
detected on the COMP pin, the master will then switch to normal
mode. Also, for proper operation all of the ¯
F
¯
¯
A
¯
¯
U
¯
¯
L
¯
¯
T
¯
pins must be
tied together to prevent the parallel ICs from powering-up into
a shorted LEDx pin situation. While the ¯
F
¯
¯
A
¯
¯
U
¯
¯
L
¯
¯
T
¯
pins are pulled
low, the system will not proceed with start-up.
Below is a simple list of necessary connections between the
master and slave(s), to ensure proper parallel operation (refer to
Application C in the Typical Applications section):
• COMP pin
• VOUT node
• ¯
F
¯
¯
A
¯
¯
U
¯
¯
L
¯
¯
T
¯
pin
• EN pin
• PWM pin
Each one of these must be connected to the corresponding signal
on the slave devices.
OVP setting for parallel operation
A notable exception to the list is the OVP pin. In this system
each OVP pin must be set with a dedicated resistor. To make sure
that the system will operate properly, the overvoltage protection
on the master IC should be set higher than on the slave IC. The
A8508 checks open LED condition upon hitting the OVP voltage.
If the master OVP voltage is set lower than the slave OVP, the
slave OVP pin will not trip to permit the open LED check. This in
turn will not remove the corresponding LEDx pins from regula-
tion. Therefore, the output voltage will stay at the master OVP
limit and never decrease the output voltage to the lower regula-
tion level.
The required slave OVP resistor value can be calculated using the
following formula:
ROVP(slave) =
VOUT(OVP) – 1.25 V
IOVPH(min)
(7)
where VOUT(OVP) is the required OVP voltage level, and
IOVPH(min) is the current into the OVP pin found in the Electrical
Characteristics table. The minimum value should be used in this
calculation.
The required master OVP voltage level can be calculated using
the following formula:
VOVP(master) =
ROVP(slave) × IOVPH(max) + 1.25
(8)
where VOVP(master) is the minimum OVP voltage level of the
master IC, IOVPH(max) is current into the OVP pin found in the
Electrical Characteristics table. The maximum value should be
used in this calculation.
The required master OVP resistor value can be calculated using
the following formula:
ROVP(master) =
VOVP(master) – 1.25 V
IOVPH(min)
(9)
where VOVP(master) is the minimum required master OVP voltage
level, and IOVPH(min) is the current into the OVP pin found in the
Electrical Characteristics table. The minimum value should be
used in this calculation.
Following the above formulas will guarantee that there is no
overlap in OVP voltage levels in the system. All slave A8508s
in the system can have the same OVP voltage setting. Figure 32
shows a proper master-slave OVP setting, and figure 33 shows
the result of setting the master OVP too low.