SY89296UMGTR - Micrel, Inc.

SY89296U

2.5V/3.3V 1.5GHz Precision

LVPECL Programmable Delay

with Fine Tune Control

Precision Edge®

Precision Edge is a registered trademark of Micrel, Inc

MLF and MicroLeadFrame are registered trademarks of Amkor Technology, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

November 2011 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

General Description

The SY89296U is a programmable delay line that delays

the input signal using a digital control signal. The delay

can vary from 3.2ns to 14.8ns in 10ps increments. Further,

the delay may be varied continuously in about 40ps range

by setting the voltage at the FTUNE pin. In addition, the

input signal is LVPECL, uses either a 2.5V ±5% or 3.3V

±10% power supply, and is guaranteed over the full

industrial temperature range (–40°C to +85°C).

The delay varies in discrete steps based on a control word.

The control word is 10-bits long and controls the delay in

10ps increments. The eleventh bit is D[10] and is used to

simultaneously cascade the SY89296U for a larger delay

range. In addition, the input pins IN and /IN default to an

equivalent low state when left floating. Further, for

maximum flexibility, the control register interface accepts

CMOS or TTL level signals.

For applications that do not require an analog delay input,

see the SY89295U. The SY89295U and SY89296U are

part of Micrel’s high-speed, Precision Edge® product line.

Data sheets and support documentation can be found on

Micrel’s web site at: www.micrel.com.

Precision Edge®

Features

• Precision LVPECL programmable delay time

• Guaranteed AC performance over temperature and

voltage:

− >1.5GHz fMAX

− <160ps rise/fall times

• Low jitter design:

− <10psPP total jitter

− <2psRMS cycle-to-cycle jitter

− <1psRMS random jitter

• Programmable delay range: 3.2ns to 14.8ns in 10ps

increments

• Increased monotonicity over the MC100EP195

• ±10ps INL

• VBB output reference voltage

• Parallel inputs accept LVPECL or CMOS/LVTTL

• 40ps/V fine tune range

• Low voltage operation: 2.5V ±5% and 3.3V ±10%

• Industrial −40°C to +85°C temperature range

• Available in 32-pin (5mm × 5mm) MLF® package or

32-pin TQFP package

Applications

• Clock de-skewing

• Timing adjustments

• Aperture centering

Micrel, Inc. SY89296U

November 2011 2 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

Ordering Information(1)

Part Number Package Type Operating Range Package Marking Lead Finish

SY89296UMI MLF-32 –40°C to +85°C SY89296U Sn-Pb

SY89296UMITR(2) MLF-32 –40°C to +85°C SY89296U Sn-Pb

SY89296UTI T32-1 –40°C to +85°C SY89296U Sn-Pb

SY89296UTITR(2) T32-1 –40°C to +85°C SY89296U Sn-Pb

SY89296UMG(3) MLF-32 –40°C to +85°C SY89296U with

Pb-Free bar-line indicator

Pb-Free

NiPdAu

SY89296UMGTR(2, 3) MLF-32 –40°C to +85°C SY89296U with

Pb-Free bar-line indicator

Pb-Free

NiPdAu

SY89296UTG(3) T32-1 –40°C to +85°C SY89296U with

Pb-Free bar-line indicator

Pb-Free

NiPdAu

SY89296UTGTR(2, 3) T32-1 –40°C to +85°C SY89296U with

Pb-Free bar-line indicator

Pb-Free

NiPdAu

Notes:

1. Contact factory for die availability. Dice are guaranteed at TA = 25°C, DC electricals only.

2. Tape and Reel.

3. Pb-Free package recommended for new designs.

Pin Configur ation

32-Pin MLF® (MLF-32) 32-Pin TQFP (T32-1)

Micrel, Inc. SY89296U

November 2011 3 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

Pin Description

Pin Number Pin Name Pin Function

23, 25, 26, 27, 29,

30, 31, 32, 1, 2 D[9:0]

CMOS, ECL, or TTL Control Bits: These control signals adjust the delay from IN to Q. See

“AC Electrical Characteristics” for delay values. In addition, see “Interface Applications”

section which illustrates the proper interfacing techniques for different logic standards.

D[9:0] contains pull-downs and defaults LOW when left floating. D0 (LSB), and D9 (MSB).

See “Typical Operating Characteristics” for delay information.

3 D10

CMOS, ECL, or TTL Control Bit: This bit is used to cascade devices for an extended

delay range. In addition, it drives CASCADE and /CASCADE. Further, D[10] contains a

pull-down and defaults LOW when left floating.

4, 5 IN, /IN LVPECL/ECL Signal Input: Input signal to be delayed. IN contains a 75k pull-down and

will default to a logic LOW if left floating.

6 VBB(1)

Reference Voltage Output: When using a single-ended input signal source to IN or /IN,

connect the unused input of the differential pair to this pin. This pin can also be used to

rebias AC-coupled inputs to IN and /IN. When used, de-couple to VCC using a 0.01µF

capacitor, otherwise leave floating if not used. Maximum sink/source is ±0.5mA.

7 VEF Reference Voltage Output: Connect this pin to VCF when D[9:0], and D[10] is ECL.

Logic Standard VCF Connects to:

LVPECL VEF(1)

CMOS No Connect

TTL 1.5V Source

8 VCF

Reference Voltage Input: The voltage driven on VCF sets the logic transition threshold for

D[9:0], and D[10].

9, 24, 28 GND,

Exposed Pad(2)

Negative Supply: For MLF® package, exposed pad must be connected to a ground plane

that is the same potential as the ground pin.

10 LEN

ECL Control Input: When HIGH latches the D[9:0] and D[10] bits. When LOW, the D[9:0]

and D[10] latches are transparent.

11 SETMIN

ECL Control Input: When HIGH, D[9:0] registers are reset. When LOW, the delay is set by

SETMAX or D[9:0] and D[10]. SETMIN contains a pull-down and defaults LOW when left

floating.

12 SETMAX

ECL Control Input: When SETMAX is set HIGH and SETMIN is set LOW, D[9:0] =

1111111111. When SETMAX is LOW, the delay is set by SETMIN or D[9:0] and D[10].

SETMAX contains a pull-down and defaults LOW when left floating.

13, 18, 19, 22 VCC Positive Power Supply: Bypass with 0.1µF and 0.01µF low ESR capacitors.

14, 15 /Cascade,

Cascade

LVPECL Differential Output: The outputs are used when cascading two or more

SY89296U to extend the delay range.

16 /EN

LVPECL Single-Ended Control Input: When LOW, Q is delayed from IN. When HIGH, Q is

a differential LOW. /EN contains a pull-down and defaults LOW when left floating.

20, 21 /Q, Q LVPECL Differential Output: Q is a delayed version of IN, Always terminates the output

with 50 to VCC – 2V. See “Output Interface Applications” section.

17 FTUNE

Voltage Control Input: By varying the voltage, the delay is fine tuned, see the graph,

“Propagation Delay vs. FTUNE Voltage.” Leave pin floating if not used.

Notes:

1. Single-ended operation is only functional at 3.3V.

2. MLF® package only.

Micrel, Inc. SY89296U

November 2011 4 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

Truth Tables

Input/Output

Inputs Outputs

IN /IN OUT /OUT

0 1 0 1

1 0 1 0

Digital Control Latch

LEN Latch Action

0 Pass Through D[10:0]

1 Latched D[10:0]

Input Enable

/EN Q, /Q

0 IN, /IN Delayed

1 Latched D[10:0]

Micrel, Inc. SY89296U

November 2011 5 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

Functional Block Diagram

SY89296U Block Diagram

Micrel, Inc. SY89296U

November 2011 6 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

Absolute Maximum Ratings(1)

Supply Voltage (VCC).................................... −0.5V to +4.0V

Input Voltage (VIN) ............................................ −0.5V to VCC

LVPECL Output Current (IOUT)

Continuous............................................................50mA

Surge ..................................................................100mA

Lead Temperature (soldering, 20sec.)..................... +260°C

Storage Temperature (Ts) ......................... −65°C to +150°C

Operating Ratings(2)

Supply Voltage (VIN)................................. +2.375V to +3.6V

Ambient Temperature (TA) ..........................–40°C to +85°C

Package Thermal Resistance

MLF® (θJA)

Still-Air.........................................................35°C/W

MLF® (ΨJB)

Junction-to-Board........................................28°C/W

TQFP (θJA)

Still-Air.........................................................28°C/W

TQFP (ΨJB)

Junction-to-Board........................................20°C/W

DC Electrical Characteristics(4)

TA = –40°C to +85°C, unless otherwise stated.

Symbol Parameter Condition Min. Typ. Max. Units

VCC = 2.5V 2.375 2.5 2.625

VCC Power Supply VCC = 3.3V 3 3.3 3.6 V

IEE Power Supply Current No load, max. VCC 220 mA

VIN Input Voltage Swing (IN, /IN) See Figure 1a. 150 1200 mV

VDIFF_IN Differential Input Voltage

Swing (IN, /IN) See Figure 1b. 300 2400 mV

VIHCMR Input High Common Mode

Range IN, /IN VEE + 1.2 VCC V

VCC = 3.3V, TA = –40°C to +85°C, unless otherwise stated.

Symbol Parameter Condition Min. Typ. Max. Units

VIH Input High Voltage (IN, /IN) 2.075 2.420 V

VIL Input Low High Voltage (IN, /IN) 1.355 1.675 V

VBB Output Voltage Reference 1.775 1.875 1.975 V

VEF Mode Connection 1.9 2.0 2.1 V

VCF Input Select Voltage 1.55 1.65 1.75 V

Notes:

1. Permanent device damage may occur if “Absolute Maximum Ratings” are exceeded. This is a stress rating only and functional operation is not

implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to “Absolute Maximum Rating” conditions for

extended periods may affect device reliability.

2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

3. Thermal performance on MLF® packages assumes exposed pad is soldered (or equivalent) to the device most negative potential (GND).

4. The circuit is designed to meet the DC specifications shown in the table above after thermal equilibrium has been established. Input and output

parameters vary 1:1 with VCC, with the exception of VCF.

Micrel, Inc. SY89296U

November 2011 7 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

DC Electrical Characteristics(4) (Continued)

VCC = 2.5V, TA = –40°C to +85°C, unless otherwise stated.

Symbol Parameter Condition Min. Typ. Max. Units

VIH Input High Voltage (IN, /IN) 1.275 1.62 V

VIL Input Low High Voltage (IN, /IN) 0.555 0.875 V

VBB Output Voltage Reference 0.925 1.075 1.175 V

VEF Mode Connection 1.10 1.20 1.30 V

VCF Input Select Voltage 1.15 1.25 1.35 V

LVPECL Outputs DC Electrical Characteristics(5)

VCC = 3.3V, TA = –40°C to +85°C; RLOAD = 500 to VCC − 2V, unless noted.

Symbol Parameter Condition Min. Typ. Max. Units

VOH Output HIGH Voltage (Q, /Q) 2.155 2.280 2.405 V

VOL Output LOW Voltage (Q, /Q) 1.355 1.480 1.605 V

VOUT Output Voltage Swing (Q, /Q) See Figure 1a. 550 800 mV

VDIFF_OUT Differential Output Voltage

Swing (Q, /Q) See Figure 1b. 1.1 1.6 V

VCC = 2.5V, TA = –40°C to +85°C; RLOAD = 50 to VCC − 2V, unless noted.

Symbol Parameter Condition Min. Typ. Max. Units

VOH Output HIGH Voltage (Q, /Q) 1.355 1.48 1.605 V

VOL Output LOW Voltage (Q, /Q) 0.555 0.680 0.805 V

VOUT Output Voltage Swing (Q, /Q) See Figure 1a. 550 800 mV

VDIFF_OUT Differential Output Voltage

Swing (Q, /Q) See Figure 1b. 1.1 1.6 V

LVTTL/CMOS Outputs DC Electrical Characteristics(6)

VCC = 2.5V ±5% or 3.3V ±10%; TA = –40°C to +85°C; unless noted.

Symbol Parameter Condition Min. Typ. Max. Units

VCC = 2.5V 2.375 2.5 2.625

VCC Power Supply VCC = 3.3V 3 3.3 3.6 V

IEE Power Supply Current No load, max. VCC 220 mA

VIN Input Voltage Swing (IN, /IN) See Figure 1a. 150 1200 mV

VDIFF_IN Differential Input Voltage

Swing (IN, /IN) See Figure 1b. 300 2400 mV

Notes:

5. The circuit is designed to meet the DC specifications shown in the table above after thermal equilibrium has been established. VOH and VOL

parameters vary 1:1 with VCC.

6. The circuit is designed to meet the DC specifications shown in the table above after thermal equilibrium has been established

Micrel, Inc. SY89296U

November 2011 8 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

AC Electrical Characteristics(7)

TA = –40°C to +85°C, unless otherwise stated.

Symbol Parameter Condition Min. Typ. Max. Units

fMAX Maximum Operating Frequency Clock 1.5 GHz

Propagation Delay

IN to Q; D[0–10]=0 3200 4200

IN to Q; D[0–10]=1023 11500 14800

/EN to Q: D[0–10]=0 3400 4400

tPD

D10 to CASCADE 350 670

Programmable Range

tRANGE tpd (max.) – tpd (min.) 8300 ps

Duty Cycle Skew

tSKEW tPHL – tPLH Note 8 25 ps

Step Delay

D0 High 10

D1 High 15

D2 High 35

D3 High 70

D4 High 145

D5 High 290

D6 High 575

D7 High 1150

D8 High 2300

D9 High 4610

t

D0 − D9 High 9220

INL Integral Non-Linearity Note 9 ±10 ps

Notes:

7. High-frequency AC electricals are guaranteed by design and characterization.

8. Duty cycle skew guaranteed only for differential operation measured from the crosspoint of the input to the crosspoint of the output.

9. INL (Integral Non-Linearity) is defined from its corresponding point on the ideal delay vs. D[9:0] curve as the deviation from its ideal delay. The

maximum difference is the INL. Theoretical Ideal Linearity (TIL) = measured maximum delay − measured minimum delay) ÷ 1024. INL = measured

delay − measured minimum delay + (step number × TIL).

Micrel, Inc. SY89296U

November 2011 9 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

AC Electrical Characteristics(7) (Continued)

TA = –40°C to +85°C, unless otherwise stated.

Symbol Parameter Condition Min. Typ. Max. Units

Set-Up Time

D t+o LEN Note 10 200

D to IN Note 11 350

/EN to IN 300

Hold Time

LEN to D 200

IN to /EN Note 12 400

Release Time

/EN to IN 500

SETMAX to LEN 500

SETMIN to LEN 450

Cycle-to-Cycle Jitter Note 13 2 psRMS

Total Jitter Note 14 10 psPP

tJITTER

Random Jitter Note 15 1 psRMS

20% to 80% (Q) 50 85 160 ps

tr, tf Output Rise/Fall Time 20% to 80% (CASCADE) 90 300 ps

Duty Cycle 45 55 %

fT F

TUNE 0 ≤ FTUNE ≤ 1.25V 47 52 Ps/V

Notes:

10. This setup time defines the amount of time prior to the input signal. The delay tap of the device must be set.

11. This setup time defines the amount of the time that /EN must be asserted prior to the next transition of IN, /IN to prevent an output response greater

than ±75mV to the IN, /IN transition.

12. Hold time is the minimum time that /EN must remain asserted after a negative going IN or a positive going /IN to prevent an output response

greater than ±75mV to that IN, /IN transition .

13. Cycle-to-cycle jitter definition: the variation of periods between adjacent cycles over a random sample of adjacent cycle pairs

Tjitter_cc = Tn − Tn + 1, where T is the time between rising edges of the output signal.

14. Total jitter definition: with an ideal clock input, no more than one output edge in 1012 output edges will deviate by more than the specified peak-to-

peak jitter value.

15. Random jitter definition: jitter that is characterized by a Gaussian distribution, unbounded and is quantified by its standard deviation and mean.

Random jitter is measured with a K28.7 comma defect pattern, measured at 1.5Gbps.

Micrel, Inc. SY89296U

November 2011 10 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

Typical Operating Characteristics

VCC = 3.3V, GND = 0, DIN = 100mV, TA = 25°C, unless otherwise noted.

Micrel, Inc. SY89296U

November 2011 11 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

Timing Diagram

Single-Ended and Differential Swings

Figure 1a. Single-Ended Voltage Swing Figure 1b. Differential Voltage Swing

Input and Output Stages

Figure 2a. Differential Input Stage Figure 2b. Single-Ended Input Stage Figure 3. LVPECL Output Stage

Micrel, Inc. SY89296U

November 2011 12 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

Output Interface Applications

Figure 4. Parallel Termination Figure 5. Y-Termination

Figure 6. Terminating Unused I/O

Micrel, Inc. SY89296U

November 2011 13 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

Application Information

For best performance, use good high frequency layout

techniques, filter VCC supplies, and keep ground

connections short. Use multiple vias where possible.

Also, use controlled impedance transmission lines to

interface with the SY89296U data inputs and outputs.

VBB Reference

The VBB pin is an internally generated reference and is

available for use only by the SY89296U. When unused,

this pin should be left unconnected. The two common

uses for VBB are to handle a single-ended PECL input,

and to re-bias inputs for AC-coupling applications.

If either IN or /IN is driven by a single-ended output, VBB

is used to bias the unused input. Please refer to Figure

10. The PECL signal driving the SY89296U may

optionally be inverted in this case.

When the signal is AC-coupled, VBB is used, as shown in

Figure 13, to re-bias IN and/or /IN. This ensures that

SY89296U inputs are within acceptable common mode

range.

In all cases, VBB current sinking or sourcing must be

limited to 0.5mA or less.

Setting D Input Logic Thresholds

In all designs where the SY89296U GND supply is at

zero volts, the D inputs can accommodate CMOS and

TTL level signals, as well as PECL or LVPECL. Figures

11, 12, and 14 show how to connect VCF and VEF for all

possible cases.

Cascading

Two or more SY89296U may be cascaded in order to

extend the range of delays permitted. Each additional

SY89296U adds about 3.2ns to the minimum delay and

adds another 10240ps to the delay range.

Internal cascade circuitry has been included in the

SY89296U. Using this internal circuitry, the SY89296U

may be cascaded without any external gating.

Examples of cascading 2, 3, or 4 SY89296U appear in

Figures 7, 8, and 9.

Micrel, Inc. SY89296U

November 2011 14 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

Figure 7. Cascadin g Two SY89296U

Figure 8. Cascading Three SY89296U

Figure 9. Cascading Four SY896296U

Micrel, Inc. SY89296U

November 2011 15 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

Interface Applications

Figure 10. Interfacing to a Single-Ended LVPECL Signal Figure 11. VCF / VEF Biasing for LVPECL Control (D) Input

To invert the signal, connect the LVPECL input to /IN and conn ect

VCC to IN

Figure 12. VCF / VEF Biasing for

CMOS Control (D) Input Figure 13. Re-Biasing an AC-Coupled

Signal Figure 14. VCF / VEF Biasing for LVTTL

Control (D) Input

Related Product an d Support Documentation

Part Number Function Data Sheet Link

SY89295U 2.5/3.3V 1.5GHz Precision LVPECL

Programmable Delay www.micrel.com/product-info/products/sy89295u.shtml

SY89296U

2.5/3.3V 1.5GHz Precision LVPECL

Programmable Delay with Fine Tune

Control

www.micrel.com/product-info/products/sy89296u.shtml

16-MLF® Manufacturing Guidelines

Exposed Pad Application Note www.amkor.com/products/notes_papers/MLF_appnote_0902.pdf

HBW Solutions www.micrel.com/product-info/as/solutions.shtml

Micrel, Inc. SY89296U

November 2011 16 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

Package Information

32-Pin MLF® (MLF-32)

Micrel, Inc. SY89296U

November 2011 17 M9999-112211

hbwhelp@micrel.com or (408) 955-1690

Package Information (Continued)

32-Pin TQFP (T32-1)

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This

information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry,

specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual

property rights is granted by this document. Except as provided in Micrel’s terms and conditions of sale for such products, Micrel assumes no liability

whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties

relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product

can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant

into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A

Purchaser’s use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser’s own risk and Purchaser agrees to fully

indemnify Micrel for any damages resulting from such use or sale.