K7A403601B K7A403201B Preliminary 128Kx36 & 128Kx32 Synchronous SRAM Document Title 128Kx36 & 128Kx32-Bit Synchronous Pipelined Burst SRAM Revision History Rev. No. History Draft Date Remark 0.0 1. Initial draft May. 15. 2001 Preliminary 0.1 1. Changed DC parameters Icc ; from 350mA to 290mA at -16, from 330mA to 270mA at -15, from 300mA to 250mA at -14, ISB1 ; from 100mA to 80mA June. 12. 2001 Preliminary 0.2 0.3 1 Delete Pass-Through 1. Add x32 org and industrial temperature June. 25. 2001 Agu. 11. 2001 Preliminary Preliminary The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters. -1- Aug 2001 Rev 0.3 K7A403601B K7A403201B Preliminary 128Kx36 & 128Kx32 Synchronous SRAM 4Mb SB/SPB Synchronous SRAM Ordering Information Org. Part Number K7B401825B-QC(I)65/75/80 Speed FT ; Access Time(ns) Pipelined ; Cycle Time(MHz) SB 3.3 6.5/7.5/8.0 ns 3.3 167/138 MHz SPB(2E1D) 3.3 300/275/250/225/200 MHz SB 3.3 6.5/7.5/8.0 ns K7A403200B-QC(I)16/14 SPB(2E1D) 3.3 167/138 MHz K7A403209B-QC(I)30/27/25/22/20 SPB(2E1D) 3.3 300/275/250/225/200 MHz K7A403201B-QC(I)16/14 SPB(2E2D) 3.3 167/138/ MHz K7A401809B-QC(I)30/27/25/22/20 K7B403225B-QC(I)65/75/80 K7B403625B-QC(I)65/75/80 128Kx36 VDD SPB(2E1D) 256Kx18 K7A401800B-QC(I)16/14 128Kx32 Mode SB 3.3 6.5/7.5/8.0 ns K7A403600B-QC(I)16/14 SPB(2E1D) 3.3 167/138 MHz K7A403609B-QC(I)30/27/25/22/20 SPB(2E1D) 3.3 300/275/250/225/200 MHz K7A403601B-QC(I)16/14 SPB(2E2D) 3.3 167/138 MHz -2- PKG Q (100TQFP) Temp C (Commercial Temperature Range) I: (Industrial Temperature Range) Aug 2001 Rev 0.3 Preliminary 128Kx36 & 128Kx32 Synchronous SRAM K7A403601B K7A403201B 128Kx36 & 128Kx32-Bit Synchronous Pipelined Burst SRAM FEATURES GENERAL DESCRIPTION * Synchronous Operation. * 2 Stage Pipelined operation with 4 Burst. * On-Chip Address Counter. * Self-Timed Write Cycle. * On-Chip Address and Control Registers. * V DD= 3.3V+0.3V/-0.165V Power Supply. * V DDQ Supply Voltage 3.3V+0.3V/-0.165V for 3.3V I/O The K7A403601B and K7A403201B are a 4,718,592-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System. It is organized as 128K words of 36bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications; GW, BW, LBO, ZZ. Write cycles are internally self-timed and synchronous. Full bus-width write is done by GW , and each byte write is performed by the combination of WEx and BW when G W is high. And with CS1 high, ADSP is blocked to control signals. Burst cycle can be initiated with either the address status processor(ADSP) or address status cache controller( ADSC) inputs. Subsequent burst addresses are generated internally in the systems burst sequence and are controlled by the burst address advance(ADV) input. LBO pin is DC operated and determines burst sequence(linear or interleaved). ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK. The K7A403601B and K7A403201B are fabricated using SAMSUNG s high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce. or 2.5V+0.4V/-0.125V for 2.5V I/O * 5V Tolerant Inputs Except I/O Pins. * Byte Writable Function. * Global Write Enable Controls a full bus-width write. * Power Down State via ZZ Signal. * LBO Pin allows a choice of either a interleaved burst or a linear burst. * Three Chip Enables for simple depth expansion with No Data Contention ; 2cycle Enable, 2cycle Disable. * Asynchronous Output Enable Control. * ADSP, ADSC, ADV Burst Control Pins. * TTL-Level Three-State Output. * 100-TQFP-1420A * Operating in commeical and industrial temperature range. FAST ACCESS TIMES PARAMETER Symbol -16 -14 Unit Cycle Time tCYC 6.0 7.2 ns Clock Access Time tCD 3.5 4.0 ns Output Enable Access Time tOE 3.5 4.0 ns LOGIC BLOCK DIAGRAM CLK LBO BURST CONTROL A0~A16 GW BW WEa WEb WEc WEd A0~A1 ADDRESS REGISTER A2~A16 DATA-IN REGISTER CONTROL REGISTER CS2 128Kx36/32 MEMORY ARRAY A0~A1 ADSP CS1 CS2 BURST ADDRESS COUNTER LOGIC CONTRO L REG ISTER ADV ADSC OUTPUT REGISTER CONTROL LOGIC BUFFER OE ZZ DQa0 ~ DQd7 DQPa ~ DQPd -3- Aug 2001 Rev 0.3 Preliminary 128Kx36 & 128Kx32 Synchronous SRAM K7A403601B K7A403201B A6 A7 CS 1 CS 2 WEd WEc WEb WEa CS 2 V DD V SS CLK GW BW OE ADSC ADSP ADV A8 A9 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 100 Pin TQFP (20mm x 14mm) 39 40 41 42 43 44 45 46 N.C. V SS V DD N.C. N.C. A 10 A 11 A 12 50 38 N.C. A 16 37 A0 49 36 A1 A 15 35 A2 48 34 A3 A 14 33 A4 47 32 A 13 31 K7A403601B(128Kx36) /K7A403201B(128Kx32) A5 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 LBO DQPc/NC DQc0 DQc1 V DDQ V SSQ DQc2 DQc3 DQc4 DQc5 V SSQ V DDQ DQc6 DQc7 N.C. V DD N.C. V SS DQd 0 DQd 1 V DDQ V SSQ DQd 2 DQd 3 DQd 4 DQd 5 V SSQ V DDQ DQd 6 DQd 7 DQPd/NC 100 PIN CONFIGURATION(TOP VIEW) 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 DQPb/NC DQb7 DQb6 V DDQ V SSQ DQb5 DQb4 DQb3 DQb2 V SSQ V DDQ DQb1 DQb0 V SS N.C. V DD ZZ DQa7 DQa6 V DDQ V SSQ DQa5 DQa4 DQa3 DQa2 V SSQ V DDQ DQa1 DQa0 DQPa/NC PIN NAME SYMBOL PIN NAME A 0 - A 16 Address Inputs ADV ADSP ADSC CLK CS 1 CS 2 CS 2 WE x OE GW BW ZZ LBO Burst Address Advance Address Status Processor Address Status Controller Clock Chip Select Chip Select Chip Select Byte Write Inputs Output Enable Global Write Enable Byte Write Enable Power Down Input Burst Mode Control TQFP PIN NO. 32,33,34,35,36,37, 44,45,46,47,48,49, 50,81,82,99,100 83 84 85 89 98 97 92 93,94,95,96 86 88 87 64 31 SYMBOL PIN NAME TQFP PIN NO. V DD V SS N.C. Power Supply(+3.3V) Ground No Connect 15,41,65,91 17,40,67,90 14,16,38,39,42,43,66 DQa 0~a7 DQb 0~b7 DQc 0~c 7 DQd 0~d7 DQPa~Pd /NC V DDQ Data Inputs/Outputs 52,53,56,57,58,59,62,63 68,69,72,73,74,75,78,79 2,3,6,7,8,9,12,13 18,19,22,23,24,25,28,29 51,80,1,30 Output Power Supply (2.5V or 3.3V) Output Ground 4,11,20,27,54,61,70,77 V SSQ -4- 5,10,21,26,55,60,71,76 Aug 2001 Rev 0.3 Preliminary 128Kx36 & 128Kx32 Synchronous SRAM K7A403601B K7A403201B FUNCTION DESCRIPTION The K7A4036/3201B are synchronous SRAM designed to support the burst address accessing sequence of the P6 and Power PC based microprocessor. All inputs (with the exception of O E, LBO and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by ADSC, ADSP and ADV and chip select pins. The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with ADV . When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally. Read cycles are initiated with ADSP(regardless of WEx and ADSC)using the new external address clocked into the on-chip address register whenever ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with OE. In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of CLK, are carried to the Data-out buffer by the next positive edge of CLK. The data, registered in the Data-out buffer, are projected to the output pins. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on the subsequent clock edges. The address increases internally for the next access of the burst when WEx are sampled High and ADV is sampled low. And ADSP is blocked to control signals by disabling CS 1. All byte write is done by GW(regaedless of BW and WEx.), and each byte write is performed by the combination of BW and WEx when GW is high. Write cycles are performed by disabling the output buffers with O E and asserting WEx. WEx are ignored on the clock edge that samples ADSP low, but are sampled on the subsequent clock edges. The output buffers are disabled when WE x are sampled Low(regaedless of OE). Data is clocked into the data input register when WEx sampled Low. The address increases internally to the next address of burst, if both WEx and ADV are sampled Low. Individual byte write cycles are performed by any one or more byte write enable signals( W Ea, WEb, WE c or WEd) sampled low. The WE a control DQa0 ~ DQa7 and DQPa, WEb controls DQb0 ~ DQb 7 and DQPb, WEc controls DQc 0 ~ DQc 7 and DQPc, and WE d control DQd0 ~ DQd7 and DQPd. Read or write cycle may also be initiated with ADSC, instead of ADSP. The differences between cycles initiated with ADSC and ADSP as are follows; ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC. WEx are sampled on the same clock edge that sampled ADSC low(and ADSP high). Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is Low, linear burst sequence is selected. When this pin is High, Interleaved burst sequence is selected. BURST SEQUENCE TABLE LBO PIN HIGH First Address Fourth Address (Interleaved Burst) Case 1 A1 0 0 1 1 Case 2 A0 0 1 0 1 A1 0 0 1 1 Case 3 A0 1 0 1 0 A1 1 1 0 0 Case 4 A0 0 1 0 1 A1 1 1 0 0 BURST SEQUEN LE LBO PIN LOW First Address Fourth Address A0 1 0 1 0 (Linear Burst) Case 1 A1 0 0 1 1 Case 2 A0 0 1 0 1 A1 0 1 1 0 Case 3 A0 1 0 1 0 A1 1 1 0 0 Case 4 A0 0 1 0 1 A1 1 0 0 1 A0 1 0 1 0 Note : 1. LBO pin must be tied to High or Low, and Floating State must not be allowed . -5- Aug 2001 Rev 0.3 Preliminary 128Kx36 & 128Kx32 Synchronous SRAM K7A403601B K7A403201B TRUTH TABLES SYNCHRONOUS TRUTH TABLE CS 1 CS 2 CS 2 ADV WRITE CLK ADDRESS ACCESSED OPERATION H X X ADSP ADSC X L X X N/A Not Selected L L X L X X X N/A Not Selected L X H L X X X N/A Not Selected L L X X L X X N/A Not Selected L X H X L X X N/A Not Selected L H L L X X X External Address Begin Burst Read Cycle L H L H L X L External Address Begin Burst Write Cycle L H L H L X H External Address Begin Burst Read Cycle X X X H H L H Next Address Continue Burst Read Cycle H X X X H L H Next Address Continue Burst Read Cycle X X X H H L L Next Address Continue Burst Write Cycle H X X X H L L Next Address Continue Burst Write Cycle X X X H H H H Current Address Suspend Burst Read Cycle H X X X H H H Current Address Suspend Burst Read Cycle X X X H H H L Current Address Suspend Burst Write Cycle H X X X H H L Current Address Suspend Burst Write Cycle Notes : 1. X means "Don t Care". 2. The rising edge of clock is symbolized by . 3. WRITE = L means Write operation in WRITE TRUTH TABLE. WRITE = H means Read operation in WRITE TRUTH TABLE. 4. Operation finally depends on status of asynchronous input pins(ZZ and OE ). WRITE TRUTH TABLE GW BW WEa WE b WE c WEd OPERATION H H H L X X X X READ H H H H READ H H L L H H H WRITE BYTE a L H L H H WRITE BYTE b H L H H L L WRITE BYTE c and d H L L L L L WRITE ALL BYTEs L X X X X X WRITE ALL BYTEs Notes : 1. X means "Dont Care". 2. All inputs in this table must meet setup and hold time around the rising edge of CLK( ). ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2) : OPERATION ZZ OE I/O STATUS Sleep Mode H X High-Z L L DQ L H High-Z Write L X Din, High-Z Deselected L X High-Z Read Notes 1. X means "Don t Care". 2. ZZ pin is pulled down internally 3. For write cycles that following read cycles, the output buffers must be disabled with OE , otherwise data bus contention will occur. 4. Sleep Mode means power down state of which stand-by current does not depend on cycle time. 5. Deselected means power down state of which stand-by current depends on cycle time. -6- Aug 2001 Rev 0.3 Preliminary 128Kx36 & 128Kx32 Synchronous SRAM K7A403601B K7A403201B ABSOLUTE MAXIMUM RATINGS* PARAMETER SYMBOL RATING UNIT V DD -0.3 to 4.6 V V DDQ V DD V Voltage on V DD Supply Relative to V SS Voltage on V DDQ Supply Relative to V SS Voltage on Input Pin Relative to VSS V IN -0.3 to V DD+0.3 V Voltage on I/O Pin Relative to VSS V IO -0.3 to V DDQ+0.3 V Power Dissipation Storage Temperature Operating Temperature PD 2.2 W T STG -65 to 150 C Commercial TOPR 0 to 70 C Industrial TOPR -40 to 85 C T BIAS -10 to 85 C Storage Temperature Range Under Bias *Note : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. OPERATING CONDITIONS at 3.3V I/O (0C T A70C) PARAMETER Supply Voltage Ground SYMBOL MIN Typ. MAX UNIT V DD 3.135 3.3 3.6 V V DDQ 3.135 3.3 3.6 V V SS 0 0 0 V OPERATING CONDITIONS at 2.5V I/O(0C TA 70C) PARAMETER Supply Voltage Ground SYMBOL MIN Typ. MAX UNIT V DD 3.135 3.3 3.6 V V DDQ 2.375 2.5 2.9 V V SS 0 0 0 V CAPACITANCE*(TA=25C, f=1MHz) PARAMETER Input Capacitance Output Capacitance SYMBOL TEST CONDITION MIN MAX UNIT CIN V IN=0V - 5 pF C OUT V OUT=0V - 7 pF *NOTE : Sampled not 100% tested. -7- Aug 2001 Rev 0.3 Preliminary 128Kx36 & 128Kx32 Synchronous SRAM K7A403601B K7A403201B DC ELECTRICAL CHARACTERISTICS(TA=0 to 70C, VDD =3.3V+0.3V/-0.165V) PARAMETER SYMBOL TEST CONDITIONS MIN MAX UNIT -2 +2 A -2 +2 A - 290 -14 - 250 -16 - 140 -14 - 120 ISB1 Device deselected, I OUT=0mA, ZZ 0.2V, f = 0, All Inputs=fixed (VDD-0.2V or 0.2V) - 80 mA ISB2 Device deselected, I OUT=0mA, ZZ V DD-0.2V, f=Max, All InputsV IL or V IH - 50 mA Output Low Voltage(3.3V I/O) V OL IOL = 8.0mA - 0.4 V Output High Voltage(3.3V I/O) V OH IOH = -4.0mA 2.4 - V Output Low Voltage(2.5V I/O) V OL IOL = 1.0mA - 0.4 V Output High Voltage(2.5V I/O) V OH IOH = -1.0mA 2.0 - V Input Leakage Current(except ZZ) IIL V DD = Max ; V IN=VSS to V DD Output Leakage Current IOL Output Disabled, V OUT=V SS to V DDQ -16 ICC Device Selected, I OUT=0mA, ZZ V IL , All Inputs=VIL or V IH ISB Device deselected, I OUT=0mA, ZZV IL , f=Max, All Inputs 0.2V or V DD-0.2V Operating Current Standby Current mA mA Input Low Voltage(3.3V I/O) V IL -0.5* 0.8 V Input High Voltage(3.3V I/O) V IH 2.0 V DD+0.3** V Input Low Voltage(2.5V I/O) V IL -0.3* 0.7 V Input High Voltage(2.5V I/O) V IH 1.7 V DD+0.3** V * VIL (Min)=-2.0(Pulse Width tCYC /2) ** VIH (Max)=4.6(Pulse Width tCYC/2 ) ** In Case of I/O Pins, the Max. VIH =VDDQ +0.3V TEST CONDITIONS (VDD=3.3V+0.3V/-0.165V,VDDQ=3.3V+0.3/-0.165V or VDD=3.3V+0.3V/-0.165V,VDDQ=2.5V+0.4V/-0.125V, TA=0 to 70C) PARAMETER VALUE Input Pulse Level(for 3.3V I/O) 0 to 3V Input Pulse Level(for 2.5V I/O) 0 to 2.5V Input Rise and Fall Time(Measured at 0.3V and 2.7V for 3.3V I/O) 1ns Input Rise and Fall Time(Measured at 0.3V and 2.1V for 2.5V I/O) 1ns Input and Output Timing Reference Levels for 3.3V I/O 1.5V Input and Output Timing Reference Levels for 2.5V I/O V DDQ/2 Output Load See Fig. 1 -8- Aug 2001 Rev 0.3 Preliminary 128Kx36 & 128Kx32 Synchronous SRAM K7A403601B K7A403201B Output Load(A) Dout Output Load(B) (for tLZC, tLZOE , tHZOE & tHZC) RL=50 Z0=50 30pF* +3.3V for 3.3V I/O /+2.5V for 2.5V I/O VL=1.5V for 3.3V I/O V DDQ /2 for 2.5V I/O 319 / 1667 Dout 353 / 1538 * Capacitive Load consists of all components of the test environment. 5pF* * Including Scope and Jig Capacitance Fig. 1 AC TIMING CHARACTERISTICS(TA =0 to 70C, VDD =3.3V +0.3V/-0.165V) Parameter -16 Symbol -14 Unit Min Max Min Max Cycle Time tCYC 6.0 - 7.2 - ns Clock Access Time tCD - 3.5 - 4.0 ns Output Enable to Data Valid tOE - 3.5 - 4.0 ns Clock High to Output Low-Z tLZC 0 - 0 - ns Output Hold from Clock High tOH 1.5 - 1.5 - ns Output Enable Low to Output Low-Z tLZOE 0 - 0 - ns Output Enable High to Output High-Z tHZOE - 3.5 - 4.0 ns Clock High to Output High-Z tHZC 1.5 3.5 1.5 4.0 ns Clock High Pulse Width tCH 2.4 - 2.8 - ns Clock Low Pulse Width tCL 2.4 - 2.8 - ns Address Setup to Clock High tAS 1.5 - 1.5 - ns Address Status Setup to Clock High tSS 1.5 - 1.5 - ns Data Setup to Clock High tDS 1.5 - 1.5 - ns Write Setup to Clock High (GW , BW , WE X) tWS 1.5 - 1.5 - ns Address Advance Setup to Clock High tADVS 1.5 - 1.5 - ns Chip Select Setup to Clock High tCSS 1.5 - 1.5 - ns Address Hold from Clock High tAH 0.5 - 0.5 - ns Address Status Hold from Clock High tSH 0.5 - 0.5 - ns Data Hold from Clock High tDH 0.5 - 0.5 - ns Write Hold from Clock High (G W, BW, WE X ) tWH 0.5 - 0.5 - ns Address Advance Hold from Clock High tADVH 0.5 - 0.5 - ns Chip Select Hold from Clock High tCSH 0.5 - 0.5 - ns ZZ High to Power Down tPDS 2 - 2 - cycle ZZ Low to Power Up tPUS 2 - 2 - cycle Notes : 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected. 2. Both chip selects must be active wheneverADSC or ADSP is sampled low in order for the this device to remain enabled. 3. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state. 4. At any given voltage and temperature, tHZC is less than tLZC -9- Aug 2001 Rev 0.3 - 10 - Data Out OE ADV CS WRITE ADDRESS ADSC ADSP CLOCK tCSS tAS tSS A1 tADVS tCSH tWS tAH tSH Q1-1 A2 tHZOE tSH Q 2-1 tCD tOH Q 2-2 A3 Q 2-3 (ADV INSERTS WAIT STATE) BURST CONTINUED WITH NEW BASE ADDRESS tCYC tCL NOTES : WRITE = L mea ns GW = L, or GW = H, B W = L, WE x = L CS = L mea ns CS1 = L, CS 2 = H an d CS2 = L CS = H means CS1 = H, or CS1 = L and CS2 = H, or CS1 = L, and CS2 = L tLZOE tOE tADVH tWH tSS t CH TIMING WAVEFORM OF READ CYCLE Q 2-4 Q3-1 Q3-2 Q3-3 Unde fine d Dont Care Q 3-4 tHZC K7A403601B K7A403201B Preliminary 128Kx36 & 128Kx32 Synchronous SRAM Aug 2001 Rev 0.3 - 11 - Data Out Data In OE ADV CS WRITE ADDRESS ADSC ADSP CLOCK Q0-3 tCSS tAS tSS tCSH tHZOE Q0-4 A1 tAH tSH D1-1 tCL tCYC tCH A2 D2-1 D2-2 (ADV SUSPENDS BURST) D2-2 D2-3 (ADSC EXTENDED BURST) TIMING WAVEFORM OF WRTE CYCLE D2-4 D3-1 A3 tDS tADVS tWS tSS D3-2 tDH tADVH tWH tSH D3-3 Unde fine d Dont Care D3-4 K7A403601B K7A403201B Preliminary 128Kx36 & 128Kx32 Synchronous SRAM Aug 2001 Rev 0.3 - 12 - Data Out Data In OE ADV CS WRITE ADDRESS ADSP CLOCK tHZC tSS A1 tSH tCD tLZC tAS Q1-1 A2 tWS tCL tHZOE tDS tADVS tAH tCYC tCH D2-1 tDH tADVH tWH A3 tLZOE Q3-1 Q 3-2 tOH Q3-3 TIMING WAVEFORM OF COMBINATION READ/WRTE CYCLE(ADSP CONTROLLED , ADSC=HIGH) Undefined Dont Care Q3-4 K7A403601B K7A403201B Preliminary 128Kx36 & 128Kx32 Synchronous SRAM Aug 2001 Rev 0.3 - 13 - Data In Data Out OE ADV CS WRITE ADDRESS ADSC CLOCK tCSS tSS A1 tCSH tSH tOE tLZOE A2 Q1-1 A3 Q 2-1 A4 Q3-1 Q 4-1 tHZOE D5-1 A5 tDS tWS D6-1 A6 tDH tWH D7-1 A7 tCL tWS tCYC tCH A8 tLZOE tWH A9 TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSC CONTROLLED , ADSP=HIGH) Q8-1 Und efin ed Don t Care Q9-1 tOH K7A403601B K7A403201B Preliminary 128Kx36 & 128Kx32 Synchronous SRAM Aug 2001 Rev 0.3 - 14 - ZZ Data Out Data In OE ADV CS WRITE ADDRESS ADSC ADSP CLOCK tCSS tAS tSS A1 tCSH tAH tSH tOE tLZOE Q1-1 ZZ Setup Cycle tPDS tHZC Sleep State ZZ Recovery Cycle tPUS tCL tCYC tCH TIMING WAVEFORM OF POWER DOWN CYCLE tWS Normal Operation Mode tHZOE A2 D2-1 tWH Unde fine d Dont Care D2-2 K7A403601B K7A403201B Preliminary 128Kx36 & 128Kx32 Synchronous SRAM Aug 2001 Rev 0.3 Preliminary 128Kx36 & 128Kx32 Synchronous SRAM K7A403601B K7A403201B APPLICATION INFORMATION DEPTH EXPANSION The Samsung 128Kx36 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 128K depth to 256K depth without extra logic. I/O[0:71] Data Address A[0:17] A[17] A[0:16] A[17] Address CLK 64-Bits Microprocessor Address CS2 CS2 CS2 ADSC CLK Data CS2 CLK Address A[0:16] 128Kx36 SPB SRAM CLK ADSC WEx (Bank 1) OE OE CS1 CS1 ADV 128Kx36 SPB SRAM WEx (Bank 0) Cache Controller Data ADSP ADV ADSP ADS INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing) (ADSP CONTROLLED , ADSC=HIGH) Clock tSS tSH ADSP tAS ADDRESS [0:n*] tAH A2 A1 tWS tWH WRITE tCSS tCSH CS1 Bank 0 is selected by CS 2, and Bank 1 deselected by CS2 An+1* tADVS Bank 0 is deselected by CS 2, and Bank 1 selected by CS2 tADVH ADV OE tOE Data Out (Bank 0) tHZC tLZOE Q1-1 Q1-2 Q1-3 Q1-4 tCD tLZC Data Out (Bank 1) Q2-1 *Notes : n = 14 32K depth, 15 64K depth, 16 128K depth, 17 256K depth - 15 - Q2-2 Q2-3 Q2-4 Dont Care Undefined Aug 2001 Rev 0.3 Preliminary 128Kx36 & 128Kx32 Synchronous SRAM K7A403601B K7A403201B PACKAGE DIMENSIONS 100-TQFP-1420A Units:millimeters/inches 22.00 0.30 20.00 0.20 0~8 + 0.10 0.127 - 0.05 16.00 14.00 0.30 0.20 0.10 MAX (0.83) 0.50 0.10 #1 0.65 (0.58) 0.30 0.10 0.10 MAX 1.40 0.10 1.60 MAX 0.50 0.10 - 16 - 0.05 MIN Aug 2001 Rev 0.3