1. General description
The 74HC107; 74HCT107 is a dual negative edge triggered JK flip-flop featuring
individual J and K inputs, clock (CP) and reset (R) inputs and complementary Q and Q
outputs. The reset is an asynchronous active LOW input and operates independently of
the clock input. The J and K inputs control the st ate chan ges of the flip-flop s as described
in the mode select function t able. The J and K input s must be st able on e set-up time prior
to the HIGH-to-LOW clock transition for pre dictable operation. Inputs include clamp
diodes that enable the use of current limiting resistors to interface inputs to voltages in
excess of VCC.
2. Features and benefits
Complies with JEDEC standard no. 7A
Input levels:
The 74HC107: CMOS levels
The 74HCT107: TTL levels
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115 -A ex ce ed s 20 0 V
Multiple package options
Specified from 40 C to +85 C and from 40 C to +125 C
3. Ordering information
74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
Rev. 5 — 30 November 2015 Product data sheet
Table 1. Ordering information
Type number Package
Tempe rature range Name Description Version
74HC107D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width
3.9 mm SOT108-1
74HCT107D
74HC107DB 40 C to +125 C SSOP14 plastic shrink small outline package; 14 leads; body
width 5.3 mm SOT337-1
74HC107PW 40 C to +125 C TSSOP14 plastic thin shrink small outline package; 14 leads; body
width 4.4 mm SOT402-1
© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 2 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
4. Functional diagram
Fig 1. Logic symbol Fig 2. IEC logic symbol
DDD
44
4
-
-
4
5
4
4
-
&3

&3
.
.
5 5
 

&3
))
.
DDD
-
.
5


&
-
.

5

&
Fig 3. Logic diagram (one flip-flop)
DDE
&
&
.
-
5
&3 &
&
&
&
&
&
&
&
4
4
© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 3 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
5. Pinning information
5.1 Pinning
5.2 Pin description
Fig 4. Pin configuration SO1 4 an d (T)SSOP14
DDD
+&
+&7
&3
-
5
4
.
4
9
&&
*1
'
&3
.
5
4
-
4





Table 2. Pin de scription
Symbol Pin Description
1J, 2J 1, 8 synchronous J input
1Q, 2Q 2, 6 complement output
1Q, 2Q 3, 5 true output
1K, 2K 4, 11 synchronous K input
1CP, 2CP 12, 9 clock input (HIGH-to-LOW edge -triggered)
1R, 2R 13, 10 asynchronous reset input (active LOW)
GND 7 ground (0 V)
VCC 14 supply voltage
© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 4 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
6. Functional description
[1] H = HIGH voltage level;
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW clock transition;
L = LOW voltage level;
I = LOW voltage level one set-up time prior to the HIGH-to-LOW clock transition;
q = state of referenced output one set-up time prior to the HIGH-to-LOW clock transition;
X = don’t care;
= HIGH-to-LOW clock transition.
7. Limiting values
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] Ptot derates linearly with 8 mW/K above 70 C.
[3] Ptot derates linearly with 5.5 mW/K above 60 C.
Table 3. Function table[1]
Input Output Operating mode
RCP J K Q Q
L X X X L H asyn chronous reset
Hhhqq toggle
Hl h L H load 0 (reset)
Hh l H L load 1 (set)
Hllqq
hold (no chang e)
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
VCC supply voltage 0.5 +7.0 V
IIK input clamping current VI < 0.5 V or VI>V
CC + 0.5 V [1] -20 mA
IOK output clamping current VO<0.5 V or VO>V
CC +0.5V [1] -20 mA
IOoutput curren t VO = 0.5 V to VCC +0.5V - 25 mA
ICC supply current - 50 mA
IGND ground current 50 - mA
Tstg storage temperature 65 +150 C
Ptot total power dissipation Tamb = 40 C to +125 C
SO14 package [2] -500mW
(T)SSOP14 package [3] -500mW
© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 5 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
8. Recommended operating conditions
9. Static characteristics
Table 5. Re commended operating conditions
Voltages are referenced to GND (ground = 0 V)
Symbol Parameter Conditions 74HC107 74HCT107 Unit
Min Typ Max Min Typ Max
VCC supply voltage 2.0 5.0 6.0 4.5 5.0 5.5 V
VIinput voltage 0 - VCC 0-V
CC V
VOoutput voltage 0 - VCC 0-V
CC V
Tamb ambient temperature 40 +25 +125 40 +25 +125 C
t/V input transition rise and fall rate VCC = 2.0 V - - 625 - - - ns/V
VCC = 4.5 V - 1.67 139 - 1.67 139 ns/V
VCC = 6.0 V - - 83 - - - ns/V
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions 25 C40 C to +85 C40 C to +125 CUnit
Min Typ Max Min Max Min Max
74HC107
VIH HIGH-level
input voltage VCC = 2.0 V 1.5 1.2 - 1.5 - 1.5 - V
VCC = 4.5 V 3.15 2.4 - 3.15 - 3.15 - V
VCC = 6.0 V 4.2 3.2 - 4.2 - 4.2 - V
VIL LOW-level
input voltage VCC = 2.0 V - 0.8 0.5 - 0.5 - 0.5 V
VCC = 4.5 V - 2.1 1.35 - 1.35 - 1.35 V
VCC = 6.0 V - 2.8 1.8 - 1.8 - 1.8 V
VOH HIGH-level
output voltage VI=V
IH or VIL
IO=20 A; VCC = 2.0 V 1.9 2.0 - 1.9 - 1.9 - V
IO=20 A; VCC = 4.5 V 4.4 4.5 - 4.4 - 4.4 - V
IO=20 A; VCC = 6.0 V 5.9 6.0 - 5.9 - 5.9 - V
IO=4.0 mA; VCC = 4.5 V 3.98 4.32 - 3.84 - 3.7 - V
IO=5.2 mA; VCC = 6.0 V 5.48 5.81 - 5.34 - 5.2 - V
VOL LOW-level
output voltage VI=V
IH or VIL
IO=20A; VCC = 2.0 V - 0 0.1 - 0.1 - 0.1 V
IO=20A; VCC = 4.5 V - 0 0.1 - 0.1 - 0.1 V
IO=20A; VCC = 6.0 V - 0 0.1 - 0.1 - 0.1 V
IO= 4.0 mA; VCC = 4.5 V - 0.15 0.26 - 0.33 - 0.4 V
IO= 5.2 mA; VCC = 6.0 V - 0.16 0.26 - 0.33 - 0.4 V
IIinput leakage
current VI=V
CC or GND;
VCC =6.0V --0.1 - 1.0 - 1.0 A
ICC supply current VI=V
CC or GND; IO=0A;
VCC =6.0V --4.0- 40 - 80A
© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 6 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
CIinput
capacitance -3.5- pF
74HCT107
VIH HIGH-level
input voltage VCC = 4.5 V to 5.5 V 2.0 1.6 - 2.0 - 2.0 - V
VIL LOW-level
input voltage VCC = 4.5 V to 5.5 V - 1.2 0.8 - 0.8 - 0.8 V
VOH HIGH-level
output voltage VI=V
IH or VIL; VCC =4.5V
IO=20 A 4.4 4.5 - 4.4 - 4.4 - V
IO=4 mA 3.98 4.32 - 3.84 - 3.7 - V
VOL LOW-level
output voltage VI=V
IH or VIL; VCC =4.5V
IO=20A - 0 0.1 - 0.1 - 0.1 V
IO= 4.0 mA - 0.16 0.26 - 0.33 - 0.4 V
IIinput leakage
current VI=V
CC or GND;
VCC =5.5V --0.1 - 1.0 - 1.0 A
ICC supply current VI=V
CC or GND; IO=0A;
VCC =5.5V --4.0- 40 - 80A
ICC additional
supply current per input pin;
VI=V
CC 2.1 V; IO=0A;
other inputs at VCC or GND;
VCC = 4.5 V to 5.5 V
pin nCP, nJ - 100 360 - 450 - 490 A
pin nR - 65 234 - 293 - 319 A
pin nK - 60 216 - 270 - 294 A
CIinput
capacitance -3.5- - - - -pF
Table 6. Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions 25 C40 C to +85 C40 C to +125 CUnit
Min Typ Max Min Max Min Max
© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 7 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
10. Dynamic characteristics
Table 7. Dynamic characteristics
GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit, see Figure 7
Symbol Parameter Conditions 25 C40 C to +85 C40 C to +125 CUnit
Min Typ Max Min Max Min Max
74HC107
tpd propagation
delay nCP to nQ; see Figure 5 [1]
VCC = 2.0 V - 52 160 - 200 - 240 ns
VCC = 4.5 V - 19 32 - 40 - 48 ns
VCC =5.0V; C
L=15pF - 16 - - - - - ns
VCC = 6.0 V - 15 27 - 34 - 41 ns
nCP to nQ; see Figure 5
VCC = 2.0 V - 52 160 - 200 - 240 ns
VCC = 4.5 V - 19 32 - 40 - 48 ns
VCC =5.0V; C
L=15pF - 16 - - - - - ns
VCC = 6.0 V - 15 27 - 34 - 41 ns
nR to nQ, nQ; see Figure 6
VCC = 2.0 V - 52 155 - 195 - 235 ns
VCC = 4.5 V - 19 31 - 39 - 47 ns
VCC =5.0V; C
L=15pF - 16 - - - - - ns
VCC = 6.0 V - 15 26 - 33 - 40 ns
tttransition time nQ, nQ; see Figure 5 [2]
VCC = 2.0 V - 19 75 - 95 - 110 ns
VCC = 4.5 V - 7 15 - 19 - 22 ns
VCC = 6.0 V - 6 13 - 16 - 19 ns
tWpulse width nCP input, HIGH or LOW;
see Figure 5
VCC = 2.0 V 80 22 - 100 - 120 - ns
VCC = 4.5 V 16 8 - 20 - 24 - ns
VCC = 6.0 V 14 6 - 17 - 20 - ns
nR input, HIGH or LO W;
see Figure 6
VCC = 2.0 V 80 22 - 100 - 120 - ns
VCC = 4.5 V 16 8 - 20 - 24 - ns
VCC = 6.0 V 14 6 - 17 - 20 - ns
trec recovery time nR to nCP; see Figure 6
VCC = 2.0 V 60 19 - 75 - 90 - ns
VCC = 4.5 V 12 7 - 15 - 18 - ns
VCC = 6.0 V 20 6 - 13 - 15 - ns
tsu set-up time nJ, nK to nCP; see Figure 5
VCC = 2.0 V 100 22 - 125 - 150 - ns
VCC = 4.5 V 20 8 - 25 - 30 - ns
VCC = 6.0 V 17 6 - 21 - 26 - ns
© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 8 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
thhold time nJ, nK to nCP; see Figure 5
VCC = 2.0 V 3 6- 3 - 3 - ns
VCC = 4.5 V 3 2- 3 - 3 - ns
VCC = 6.0 V 3 2- 3 - 3 - ns
fmax maximum
frequency nCP input; see Figure 5
VCC = 2.0 V 6 23 - 4.8 - 4.0 - MHz
VCC = 4.5 V 30 70 - 24 - 20 - MHz
VCC =5.0V; C
L=15pF - 78 - - - - - MHz
VCC = 6.0 V 35 85 - 28 - 24 - MHz
CPD power
dissipation
capacitance
per flip-flop;
VI=GNDtoV
CC
[3] -30- - - - - pF
74HCT107
tpd propagation
delay nCP to nQ; see Figure 5 [1]
VCC = 4.5 V - 19 36 - 45 - 54 ns
VCC =5.0V; C
L=15pF - 16 - - - - - ns
nCP to nQ; see Figure 5
VCC = 4.5 V - 21 36 - 45 - 54 ns
VCC =5.0V; C
L=15pF - 18 - - - - - ns
nR to nQ, nQ; see Figure 6
VCC = 4.5 V - 20 38 - 48 - 57 ns
VCC =5.0V; C
L=15pF - 17 - - - - - ns
tttransition time nQ, nQ; see Figure 5 [2]
VCC = 4.5 V - 7 15 - 19 - 22 ns
tWpulse width nCP input, HIGH or LOW;
see Figure 5
VCC = 4.5 V 16 9 - 20 - 24 - ns
nR input, HIGH or LO W;
see Figure 6
VCC = 4.5 V 20 11 - 25 - 30 - ns
trec recovery time nR to nCP; see Figure 6
VCC = 4.5 V 14 8 - 18 - 21 - ns
tsu set-up time nJ, nK to nCP; see Figure 5
VCC = 4.5 V 20 7 - 25 - 30 - ns
thhold time nJ, nK to nCP; see Figure 5
VCC = 4.5 V 5 2- 5 - 5 - ns
Table 7. Dynamic characteristics …continu ed
GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit, see Figure 7
Symbol Parameter Conditions 25 C40 C to +85 C40 C to +125 CUnit
Min Typ Max Min Max Min Max
© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 9 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
[1] tpd is the same as tPHL, tPLH.
[2] tt is the same as tTHL, tTLH.
[3] CPD is used to determine the dynamic power dissipation (PD in W).
PD=C
PD VCC2fiN+(CLVCC2fo) where:
fi= input frequency in MHz;
fo= output frequency in MHz;
CL= output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
(CLVCC2 fo) = sum of outputs.
11. Waveforms
fmax maximum
frequency nCP input; see Figure 5
VCC = 4.5 V 30 66 - 24 - 20 - MHz
VCC =5.0V; C
L=15pF - 73 - - - - - MHz
CPD power
dissipation
capacitance
per flip-flop;
VI=GNDtoV
CC 1.5 V [3] -30- - - - - pF
Table 7. Dynamic characteristics …continued
GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit, see Figure 7
Symbol Parameter Conditions 25 C40 C to +85 C40 C to +125 CUnit
Min Typ Max Min Max Min Max
The shaded areas indicate when the input is permitted to change for predictable output performance.
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 5. Clock propagation delays, pu lse width, set-up and hold times, outp ut tr ansition times and the maximum
frequency
WVX IPD[
WK
Q&3LQSXW
90
90
WK
WVX
W:
Q-Q.
LQSXW
DDE
Q4RXWSXW
9,
*1'


 


 
9,
92+
92/
92+
92/
*1'
Q4RXWSXW
W3+/ W3/+
90
W7/+
W7+/
W7/+
90
W7+/
W3/+ W3+/
© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 10 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 6. Reset propagation delays, pulse width and recovery time
DDE
Q4RXWSXW
9,
*1'
9,
*1'
92+
92/
92+
92/
W:
Q5LQSXW 90
Q4RXWSXW
Q&3LQSXW 90
WUHF
W3+/
W3/+
Table 8. Measur ement points
Type Input Output
VIVMVM
74HC107 VCC 0.5VCC 0.5VCC
74HCT107 3 V 1.3 V 1.3 V
© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 11 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
Test data is given in Table 9.
Definitions test circuit:
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
CL = Load capacitance including jig and probe capacitance.
RL = Load resistance.
S1 = Test selection switch.
Fig 7. Test circuit for measuring switching times
9
0
9
0
W
:
W
:


9
9
,
9
,
QHJDWLYH
SXOVH
SRVLWLYH
SXOVH
9
9
0
9
0


W
I
W
U
W
U
W
I
DDG
'87
9
&&
9
&&
9,92
57
5/6
&/
RSHQ
*
Table 9. Test data
Type Input Load S1 position
VItr, tfCLRLtPHL, tPLH tPZH, tPHZ tPZL, tPLZ
74HC107 VCC 6ns 15pF, 50 pF 1kopen GND VCC
74HCT107 3 V 6 ns 15 pF, 50 pF 1 kopen GND VCC
© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 12 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
12. Package outline
Fig 8. Package outline SOT108-1 (SO14)
© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 13 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
Fig 9. Package outline SOT337-1 (SSOP14)
81,7 $
 $
 $
 E
S F '
 ( H +
( / /
S 4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21 ,668('$7(
,(& -('(& -(,7$
PP 


  






   










R
R
 
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
627 


Z 0
E
S
'
+
(
(
=
H
F
Y 0 $
;
$
\
 
 
ș
$
$

$

/
S
4
GHWDLO;
/
$

02
SLQLQGH[
  PP
VFDOH
6623SODVWLFVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP 627
$
PD[

© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 14 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
Fig 10. Package outline SOT402-1 (TSSOP14)
81,7 $
 $
 $
 E
S F ' ( 
H +
( / /
S 4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21 ,668('$7(
,(& -('(& -(,7$
PP 










  







R
R
 
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
1RWHV
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG


627 02 

Z 0
E
S
'
=
H

 
 
ș
$
$

$

/
S
4
GHWDLO;
/
$

+
(
(
F
Y 0 $
;
$
\
  PP
VFDOH
76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP 627
$
PD[

SLQLQGH[
© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 15 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
13. Abbreviations
14. Revision history
Table 10. Abbreviations
Acronym Description
CMOS Complementary Metal-Oxide Semiconductor
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
MM Machine Model
TTL Transistor-Tran s istor Logic
Table 11. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74HC_HCT107 v.5 20151130 Product data sheet - 74HC_HCT107 v.4
Modifications: Type numbers 74HC107N and 74HC T107N (SOT27-1) removed.
74HC_HCT107 v.4 20150126 Product data sheet - 74HC_HCT107 v.3
Modifications: Table 7: Power dissipation capacitance conditio n fo r 74 HCT 1 07 is corr ected.
74HC_HCT107 v.3 20131118 Product data sheet - 74HC_ HCT107_CNV v.2
Modifications: The format of this data sheet has been redesigned to comply with the new identity
guidelines of NXP Semiconductors.
Legal texts have been adapted to the new company name where appropriate .
74HC_HCT107_CNV v.2 19901201 Produ ct specification - -
© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 16 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
15. Legal information
15.1 Data sheet status
[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term ‘short data sheet’ is explained in section “Definitions”.
[3] The product status of device (s) descr ibed in th is document m ay have cha nged since thi s document w as publish ed and may di ffe r in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nexperia.com.
15.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liab ility for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and tit le. A short data sh eet is intended
for quick reference only and shou ld not b e relied u pon to cont ain det ailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall pre va il.
Product specificat ion The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the Nexperia product is
deemed to off er functions and qualities beyond those described in the
Product data sheet.
15.3 Disclaimers
Limited warr a nty and liability — Information in this document is believed to
be accurate and reliable. However, Nexperia does not give any
representations or warrant ies, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no
responsibility for the content in this document if provided by an information
source outside of Nexperia.
In no event shall Nexperia be liable for any indirect, incidental,
punitive, special or consequ ential damages (including - wit hout limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of Nexperia.
Right to make changes — Nexperia reserves the right to make
changes to information published in this document, including without
limitation specifications and product descripti ons, at any time and without
notice. This document supersedes and replaces all informa tion supplied prior
to the publication hereof .
Suitability for use — Nexperia products are not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of a Nexperia product can reasonably be expected
to result in perso nal injury, death or severe property or environmental
damage. Nexperia and its suppliers accept no liability for
inclusion and/or use of Nexperia products in such equipment or
applications and ther efore such inclu sion and/or use is at the cu stomer’s own
risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and ope ration of their applications
and products using Nexperia products, and Nexperia
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the Nexperia
product is suitable and fit for the customer’s applications and
products planned, as well as fo r the planned application and use of
customer’s third party customer(s). Custo mers should provide appropriate
design and operating safeguards to minimize the risks associate d with t heir
applications and products.
Nexperia does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party custo mer(s). Customer is responsible for doing all necessa ry
testing for the customer’s applications and products using Nexperia
products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). Nexperia does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — Nexperia
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise
agreed in a valid written individua l agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. Nexperia hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of Nexperia products by customer.
No offer to sell or license — Nothing i n this document may be interpreted or
construed as an of fer t o sell product s that is open for accept ance or the gr ant,
conveyance or implication of any license under any copyrights, patents or
other industrial or inte llectual property right s.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product develop ment.
Preliminary [short] dat a sheet Qualification This document contains data from the preliminary specificat ion.
Product [short] data sheet Production This document contains the product specification.
© Nexperia B.V. 2017. All rights reserved
74HC_HCT107 All information provided in this document is subject to legal disclaimers.
Product data sheet Rev. 5 — 30 November 2015 17 of 18
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific Nexperia product is automotive qualified,
the product is not suitable for automotive use. It i s neit her qualif ied nor test ed
in accordance with automotive testing or application requirements. Nexperia
accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automot ive specifications and standards, custome r
(a) shall use the product without Nexperia’s warranty of the
product for such au tomotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
Nexperia’s specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies Nexperia for any
liability, damages or failed product claims resulting from custome r design and
use of the product for automotive applications beyond Nexperia’s
standard warranty and Nexperia’s product specifications.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
15.4 Trademarks
Notice: All referenced b rands, produc t names, service names and trademarks
are the property of their respective ow ners.
16. Contact information
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Nexperia 74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
17. Contents
1 General description. . . . . . . . . . . . . . . . . . . . . . 1
2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1
3 Ordering information. . . . . . . . . . . . . . . . . . . . . 1
4 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
5 Pinning information. . . . . . . . . . . . . . . . . . . . . . 3
5.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
5.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
6 Functional description . . . . . . . . . . . . . . . . . . . 4
7 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4
8 Recommended operating conditions. . . . . . . . 5
9 Static characteristics. . . . . . . . . . . . . . . . . . . . . 5
10 Dynamic characteristics . . . . . . . . . . . . . . . . . . 7
11 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
12 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 12
13 Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 15
14 Revision history. . . . . . . . . . . . . . . . . . . . . . . . 15
15 Legal information. . . . . . . . . . . . . . . . . . . . . . . 16
15.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 16
15.2 Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
15.3 Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 16
15.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 17
16 Contact information. . . . . . . . . . . . . . . . . . . . . 17
17 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
© Nexperia B.V. 2017. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release:
30 November 2015