DS50PCI402 DS50PCI402 2.5 Gbps / 5.0 Gbps 4 Lane PCI Express Repeater with Equalization and De-Emphasis Literature Number: SNLS320G DS50PCI402 2.5 Gbps / 5.0 Gbps 4 Lane PCI Express Repeater with Equalization and De-Emphasis General Description Features The DS50PCI402 is a low power, 4 lane bidirectional buffer/ equalizer designed specifically for PCI Express Gen1 and Gen2 applications. The device performs both receive equalization and transmit de-emphasis, allowing maximum flexibility of physical placement within a system. The receiver is capable of opening an input eye that is completely closed due to inter-symbol interference (ISI) induced by the interconnect medium. The transmitter de-emphasis level can be set by the user depending on the distance from the DS50PCI402 to the PCI Express endpoint. The DS50PCI402 contains PCI Express specific functions such as Transmit Idle, RX Detection, and Beacon signal pass through. The device provides automatic receive detection circuitry which controls the input termination impedance. By automatically reflecting the current load impedance seen on the outputs back to the corresponding inputs the DS50PCI402 becomes completely transparent to both the PCIe root complex and endpoint. An internal rate detection circuit is included to detect if an incoming data stream is at Gen2 data rates, and adjusts the de-emphasis on it's output accordingly. The signal conditioning provided by the device allows systems to upgrade from Gen1 data rates to Gen2 without reducing their physical reach. This is true for FR4 applications such as backplanes, as well as cable interconnect. Input and Output signal conditioning increases PCIe reach in backplanes and cables 0.09 UI of residual deterministic jitter at 5Gbps after 42" of FR4 (with Input EQ) 0.11 UI of residual deterministic jitter at 5Gbps after 7m of PCIe Cable (with Input EQ) 0.09 UI of residual deterministic jitter at 5Gbps with 28" of FR4 (with Output DE) 0.13 UI of residual deterministic jitter at 5Gbps with 7m of PCIe Cable (with Output DE) Adjustable Transmit VOD 800 to 1200mVp-p Automatic and manual Receiver Detection and input termination control circuitry Automatic power management on an individual lane basis via SMBus Adjustable electrical idle detect threshold. Data rate optimized 3-stage equalization to 27 dB gain Data rate optimized 6-level 0 to 12 dB transmit deemphasis Flow-thru pinout in 10mmx5.5mm 54-pin leadless LLP package Single supply operation at 2.5V >6kV HBM ESD rating -10 to 85C operating temperature range Typical Application 30107380 (c) 2011 National Semiconductor Corporation 301073 www.national.com DS50PCI402 2.5 Gbps / 5.0 Gbps 4 Lane PCI Express Repeater with Equalization and De-Emphasis May 9, 2011 DS50PCI402 Block Diagram - Detail View Of Channel (1 of 8) 30107386 www.national.com 2 DS50PCI402 Pin Diagram 30107392 DS50PCI402 Pin Diagram 54 lead Note 1: The center DAP on the package bottom is the device GND connection. This pad must be connected to GND through multiple (minimum of 8) vias to ensure optimal electrical and thermal performance. Ordering Information NSID Qty Spec Package DS50PCI402SQ Tape & Reel Supplied As 2,000 Units NOPB SQA54A DS50PCI402SQE Tape & Reel Supplied As 250 Units NOPB SQA54A 3 www.national.com DS50PCI402 Pin Descriptions Pin Name Pin Number I/O, Type Pin Description Differential High Speed I/O's IA_0+, IA_0- , IA_1+, IA_1-, IA_2+, IA_2-, IA_3+, IA_3- 10, 11 12, 13 15, 16 17, 18 I, CML Inverting and non-inverting CML differential inputs to the equalizer. A gated on-chip 50 termination resistor connects INA_0+ to VDD and INA_0- to VDD when enabled. OA_0+, OA_0-, OA_1+, OA_1-, OA_2+, OA_2-, OA_3+, OA_3- 35, 34 33, 32 31, 30 29, 28 O,LPDS Inverting and non-inverting low power differential signal (LPDS) 50 driver outputs with de-emphasis. Compatible with AC coupled CML inputs. IB_0+, IB_0- , IB_1+, IB_1-, IB_2+, IB_2-, IB_3+, IB_3- 45, 44 43, 42 40, 39 38, 37 I, CML Inverting and non-inverting CML differential inputs to the equalizer. A gated on-chip 50 termination resistor connects INB_0+ to VDD and INB_0- to VDD when enabled. OB_0+, OB_0-, OB_1+, OB_1-, OB_2+, OB_2-, OB_3+, OB_3- 1, 2 3, 4 5, 6 7, 8 O,LPDS Inverting and non-inverting low power differential signal (LPDS) 50 driver outputs with de-emphasis. Compatible with AC coupled CML inputs. Control Pins -- Shared (LVCMOS) ENSMB 48 I, LVCMOS w/ System Management Bus (SMBus) enable pin. internal When pulled high provide access internal digital registers that pulldown are a means of auxiliary control for such functions as equalization, de-emphasis, VOD, rate, and idle detection threshold. When pulled low, access to the SMBus registers are disabled and SMBus function pins are used to control the Equalizer and De-Emphasis. Please refer to "SMBus configuration Registers" section and Electrical Characteristics - Serial Management Bus Interface for detail information. ENSMB = 1 (SMBUS MODE) SCL 50 I, LVCMOS ENSMB = 1 SMBUS clock input pin is enabled. External pull-up resistor maybe needed. Refer to RTERM in the SMBus specification. SDA 49 I, LVCMOS, O, Open Drain ENSMB = 1 The SMBus bi-directional SDA pin is enabled. Data input or open drain output. External pull-up resistor is required. Refer to RTERM in the SMBus specification. AD0-AD3 54, 53, 47, 46 I, LVCMOS w/ ENSMB = 1 internal SMBus Slave Address Inputs. In SMBus mode, these pins are pulldown the user set SMBus slave address inputs. See section -- System Management Bus (SMBus) and Configuration Registers for additional information. ENSMB = 0 (NORMAL PIN MODE) EQA0, EQA1 EQB0, EQB1 www.national.com 20, 19 46, 47 I,FLOAT, LVCMOS EQA/B ,0/1 controls the level of equalization of the A/B sides as shown in . The EQA/B pins are active only when ENSMB is de-asserted (Low). Each of the 4 A/B channels have the same level unless controlled by the SMBus control registers. When ENSMB goes high the SMBus registers provide independent control of each lane, and the EQB0/B1 pins are converted to SMBUS AD2/AD3 inputs. 4 Pin Number I/O, Type Pin Description DEMA0, DEMA1 DEMB0, DEMB1 49, 50 53, 54 I,FLOAT, LVCMOS DEMA/B ,0/1 controls the level of de-emphasis of the A/B sides as shown in . The DEMA/B pins are only active when ENSMB is de-asserted (Low). Each of the 4 A/B channels have the same level unless controlled by the SMBus control registers. When ENSMB goes High the SMBus registers provide independent control of each lane and the DEM pins are converted to SMBUS AD0/AD1 and SCL/SDA inputs. RATE 21 I,FLOAT, LVCMOS RATE control pin controls the pulse width of de-emphasis of the output. A Low forces Gen1 (2.5Gbps), High forces Gen 2 (5Gbps), Open/Floating the rate is internally detected after each exit from idle and the pulse width is set appropriately. When ENSMBUS= 1 this pin is disabled and the RATE function is controlled internally by the SMBUS registers. Refer to . Control Pins -- Both Modes (LVCMOS) RXDETA,RXDETB 22,23 I, LVCMOS w/ The RXDET pins in combination with the ENRXDET pin internal controls the receiver detect function. Depending on the input pulldown level, a 50 or >50K termination to the power rail is enabled. Refer to . PRSNT 52 I, LVCMOS ENRXDET 26 I, LVCMOS w/ Enables pin control of receiver detect function. The default is internal automatic RXDET using the internal pulldown. Pin must be pulldown pulled high for manual RXDETA/B operation. Controls individual A and B sides. Refer to . TXIDLEA,TXIDLEB 24,25 I, FLOAT, LVCMOS Controls the electrical idle function on corresponding outputs when enabled. H= electrical Idle, Float=autodetect (Idle on input passed to output), L=Idle squelch disabled as shown in Table 5. 27 I, ANALOG Threshold select pin for electrical idle detect threshold. Float pin for default 130mV DIFF p-p, otherwise connect resistor from SD_TH to GND to set threshold voltage as shown in Table 6. 9, 14,36, 41, 51 Power Power supply pins CML/analog. Cable Present Detect input. High when a cable is not present per PCIe Cabling Spec. 1.0. Puts part into low power mode. When low (normal operation) part is enabled. Analog SD_TH Power VDD GND DAP Power Ground pad (DAP - die attach pad). Notes: FLOAT = 3rd input state, don't drive pin. Pin is internally biased to mid level with 50 k pull-up/pull-down. If high Z output not available, drive input to VDD/2 to assert mid level state. Internal pulldown = Internal 30 k pull-down resistor to GND is present on the input. LVCMOS inputs without the "Float" conditions must be driven to a logic Low or High at all times or operation is not guaranteed. Input edge rate for LVCMOS/FLOAT inputs must be faster than 50 ns from 10-90%. 5 www.national.com DS50PCI402 Pin Name DS50PCI402 vidual lane basis, instead of grouped by sides as in the pin mode case. Upon assertion of ENSMB the RATE, EQx and DEMx functions revert to register control immediately. The EQx and DEMx pins are converted to AD0-AD3 SMBus address inputs. The other external control pins remain active unless their respective registers are written to and the appropriate override bit is set, in which case they are ignored until ENSMB is driven low. On powerup and when ENSMB is driven low all registers are reset to their default state. If PRSNT is asserted while ENSMB is high, the registers retain their current state. Equalization settings accessible via the pin controls were chosen to meet the needs of most PCIe applications. If additional fine tuning or adjustment is needed, additional equalization settings can be accessed via the SMBus registers. Each input has a total of 24 possible equalization settings. The tables show a typical gain for each gain stage (GST[1:0]) and boost level (BST[2:0]) combination. When using SMBus mode, the Equalization and De-Emphasis levels are set using registers. Functional Description The DS50PCI402 is a low power media compensation 4 lane repeater optimized for PCI Express Gen 1 and Gen 2 media including lossy FR-4 printed circuit board backplanes and balanced cables. The DS50PCI402 operates in two modes: Pin Control Mode (ENSMB = 0) and SMBus Mode (ENSMB = 1). Pin Control Mode: When in pin mode (ENSMB = 0) , the repeater is configurable with external pins. Equalization and de-emphasis can be selected via pin for each side independently. When de-emphasis is asserted VOD is automatically increased per the DeEmphasis table below for improved performance over lossy media. The receiver detect pins RXDETA/B provide manual control for input termination (50 or >50K). Rate optimization is also pin controllable, with pin selections for 2.5Gbps, 5Gbps, and auto detect. The receiver electrical idle detect threshold is also programmable via an optional external resistor on the SD_TH pin. SMBUS Mode: When in SMBus mode the equalization, de-emphasis, and termination disable features are all programmable on a indi- TABLE 1. Equalization Settings with GST=1 for Pins or SMBus Registers EQ Setting EQ1 EQ0 F 1 F 1 EQ Gain (dB) 2.5 GHz Suggested Use 0 0 Bypass - Default Setting 1.6 3.2 GST [1:0] BST [2:0] 1.25 GHz 00 000 01 000 01 001 2.1 4.2 01 010 2.6 5.0 01 011 3.2 5.9 01 100 4.0 7.3 01 101 4.9 7.9 01 110 5.4 8.5 01 111 5.6 9.0 8" FR4 (6-mil trace) or < 1m (28 AWG) PCIe cable F=Float (don't drive pin, each float pin has an internal 50K Ohm resistor to VDD and GND), 1=High, 0=Low TABLE 2. Equalization Settings with GST=2 for Pins or SMBus Registers EQ Setting EQ1 EQ0 0 F 0 0 F 1 0 1 EQ Gain (dB) GST [1:0] BST [2:0] 1.25 GHz 2.5 GHz Suggested Use 14" FR4 (6-mil trace) or 1m (28 AWG) PCIe cable 10 000 3.8 7.6 10 001 5.1 9.9 10 010 6.4 11.6 10 011 7.6 13.5 10 100 9.5 16.1 10 101 11.3 17.5 10 110 12.3 18.6 10 111 12.8 19.8 20" FR4 (6-mil trace) or 5m (26 AWG) PCIe cable 40" FR4 (6-mil trace) or 9m (24 AWG) PCIe cable 50" FR4 (6-mil trace) or 10m (24 AWG) PCIe cable F=Float (don't drive pin, each float pin has an internal 50K Ohm resistor to VDD and GND), 1=High, 0=Low www.national.com 6 DS50PCI402 TABLE 3. Equalization Settings with GST=3 for Pins or SMBus Registers EQ Setting EQ1 EQ0 1 0 0 F 1 F GST [1:0] BST [2:0] EQ Gain (dB) 1.25 GHz Suggested Use 2.5 GHz 11 000 6.4 12.2 11 001 8.5 15.6 11 010 10.4 18.3 11 011 12.4 21.3 11 100 15.2 25.0 11 101 18.1 27.2 11 110 19.6 28.8 11 111 20.2 30.7 30" FR4 (6-mil trace) or 7m (24 AWG) PCIe cable 15m (24 AWG) PCIe cable > 15m (24 AWG) PCIe cable F=Float (don't drive pin, each float pin has an internal 50K Ohm resistor to VDD and GND), 1=High, 0=Low The De-Emphasis level must be set when in SMBus mode. See SMBus TRANSACTIONS section and Table 9 for specific De-Emphasis values. TABLE 4. De-Emphasis Input Select Pins for A and B ports (3-Level Input) RATE DEM1 DEM0 Typical DeTypical DE Pulse Emphasis Level Width 0/F 0 0 0dB 0ps 1000mV 0/F 0 1 -3.5dB 400ps 1000mV 0/F 1 0 -6dB 400ps 1000mV 0/F 1 1 -6dB 400ps enhanced 1000mV 0/F 0 F -9dB 400ps enhanced 1000mV 0/F 1 F -12dB 400ps enhanced 1000mV 0/F F 0 -9dB 400ps enhanced 1200mV 30 inches FR4 (6-mil trace) 0/F F 1 -12dB 400ps enhanced 1400mV 40 inches FR4 (6-mil trace) 0/F F F Reserved, don't use 1/F 0 0 0dB 0ps 1000mV 1/F 0 1 -3.5dB 200ps 1000mV 1/F 1 0 -6dB 200ps 1000mV 1/F 1 1 -6dB 200ps enhanced 1000mV 1/F 0 F -9dB 200ps enhanced 1000mV 1/F 1 F -12dB 200ps enhanced 1000mV 1/F F 0 -9dB 200ps enhanced 1200mV 20 inches FR4 (6-mil trace) 1/F F 1 -12dB 200ps enhanced 1400mV 30 inches FR4 (6-mil trace) 1/F F F Reserved, don't use Typical VOD Suggested Use 8 inches FR4 (6-mil trace) or less than 1 meter (28 AWG) PCIe cable 15 inches FR4 (6-mil trace) 10 inches FR4 (6-mil trace) F=Float (don't drive pin - (each float pin has an internal 50K Ohm resistor to VDD and GND). Enhanced DE Pulse width provides additional de-emphasis on second bit. VOD = Voltage Output Differential amplitude. When RATE is floated (F=Auto Rate Detection Active) DE Level and Pulse Width settings follow detected RATE. RATE=0 is 2.5GBps, RATE=1 is 5 GBps 7 www.national.com DS50PCI402 TABLE 5. Idle Control (3-Level Input) TXIDLEA/B Function 0 This state is for lossy media, dedicated Idle threshold detect circuit disabled, output follows input based on EQ settings. Idle state not guaranteed. Float Float enables automatic idle detection. Idle on the input is passed to the output. This is the recommended default state. Output driven to Idle if diff input signal less than value set by SD_TH pin. 1 Manual override, output forced to Idle. Diff inputs are ignored. TABLE 6. Receiver Electrical Idle Detect Threshold Adjust (Analog input - Connect Resistor to GND or Float) SD_TH resistor value () (connect from pin to GND) Typical Receiver Electrical Idle Detect Threshold (DIFF p-p) Float (no resistor required) 130mV (default condition) 0 225mV 80K 20mV SD_TH resistor value can be set from 0 through 80K Ohms to achieve desired idle detect threshold, see Figure 1. 8K Ohm is approx 130mV. 30107393 FIGURE 1. Typical Idle threshold vs SD_TH resistor value www.national.com 8 The Rx detection process is a feature that can set the number of active channels on the DS50PCI402. By sensing the presence of a valid PCIe load on the output, the channel can be automatically enabled for operation. This allows the DS50PCI402 to configure inself to the proper lane width, whether it is a 4-lane, 2-lane, or 1-lane PCIe link. Automatic Rx Detection is enabled by a combination of PRSNT# and ENRXDET inputs. When these inputs are set TABLE 7. Receiver Detect Pins for A and B ports (LVCMOS inputs) PRSNT# 0 0 ENRXDET RXDETA/B 0 0 0 1 Input Termination Termination sensed on Output >50K to VDD Hi - Z 50 PCIe Input >50K to VDD Hi - Z 50 PCIe Input Function Automatic RXDET: Rx detection state machine enabled. Outputs will test for the presence of a receiver input every 12 msec until detection occurs. Input termination remains >50K to VDD until receiver is detected. Once receiver is detected, input impedance to VDD is 50. Automatic RXDET: Rx detection state machine enabled. Outputs will test for the presence of a receiver input every 12 msec for 600 msec and then stop. Input termination remains >50K to VDD until receiver is detected. Once receiver is detected, input impedance to VDD is 50. Restart detection if RXDETA/B is pulsed low-high. 0 1 0 >50K to VDD X Manual RXDET: Rx detection state machine disabled. Input termination >50K. Associated output channels in low power idle mode. 0 1 1 50 X Manual RXDET: Rx detection state machine disabled. Input termination 50. Associated output channels set to active. 1 X X >50K to VDD X Power down mode: Input termination >50K. Associated output channels off. Part in power saving mode. PRSNT# should be held high for a minimum of 5 us to ensure complete analog power down. The Automatic RXDET functionality will be reinitialized on the falling edge of PRSNT#. Note: To ensure robust system operation, the DS50PCI402 will only signal a valid receiver detection if both halves of the differential output pair detect a proper 40 - 60 Ohm receiver impedance. If the receiver detection circuitry senses a load impedance greater than ZRX-DC on either trace of a differential pair, it will be interpreted as no termination load present (i.e. the corresponding DS50PCI402 input termination will remain High-Z). RX Detect: Range of Operation The Rx detection process used in the DS50PCI402 is designed to be fully compliant with the PCIe 2.0 base specification. The receiver detection circuitry will accurately detect a receiver when both conditions listed below are true: * DS50PCI402 within Recommended Operating Range for Temperature and Supply Voltage * For receiver ZRX-DC = 40 (min) to 60 (max) Ohms 9 www.national.com DS50PCI402 low, Automatic Rx Detection is enabled, cycling of the PRSNT# pin will reset the Rx detection circuitry, initiating a new receiver detection sequence. Pulling the ENRXDET input to logic 1, allows for manual control of the input termination. The table below summarizes control pin and receiver detect operation for the DS50PCI402. Receiver Detection DS50PCI402 implementation falls outside the PCIe standard. Initial communication from the downstream subsystem to the upstream subsystem is done with the CPRSNT# auxiliary signal. The CPRSNT# signal is asserted Low by the downstream componentry after the "Power Good" condition has been established. This mechanism allows for the upstream subsystem to determine whether the power is good within the downstream subsystem, enable the reference clock, and initiate the Link Training Sequence. Manual Control Of RXDETA/B In A PCIe Environment In some cases manual control of RXDETA/B may be desirable. In order for upstream and downstream PCIe subsystems to communicate in a cabling environment, the PCIe specification includes several auxiliary or sideband signals to manage system-level functionality or implementation. Similar methods are used in backplane applications, but the exact 30107312 FIGURE 2. Typical PCIe System Timing The signals shown in the graphic could be easily replicated within the downstream subsystem and used to externally control the common mode input termination impedance on the DS50PCI402. Often an onboard microcontroller will be used to handle events like power-up, power-down, power saving modes, and hot insertion. The microcontroller would use the www.national.com same information to determine when to enable and disable the DS50PCI402 input termination. In applications that require SMBus control, the microcontroller could also delay any response to the upstream subsystem to allow sufficient time to correctly program the DS50PCI402 and other devices on the board. 10 Thermal Resistance JC 11.5C/W JA, No Airflow, 4 layer JEDEC 19.1C/W For soldering specifications: see product folder at www.national.com www.national.com/ms/MS/MS-SOLDERING.pdf Supply Voltage (VDD) -0.5V to +3.0V LVCMOS Input/Output Voltage -0.5V to +4.0V CML Input Voltage -0.5V to (VDD+0.5V) CML Input Current -30 to +30 mA LPDS Output Voltage -0.5V to (VDD+0.5V) Analog (SD_TH) -0.5V to (VDD+0.5V) Junction Temperature +125C Storage Temperature -40C to +125C Lead Temperature Range Maximum Package Power Dissipation at 25C SQA54A Package 4.21 W Derate SQA54A Package 52.6mW/C above +25C Recommended Operating Conditions Supply Voltage VDD to GND Ambient Temperature SMBus (SDA, SCL) Supply Noise Tolerance up to 50Mhz (Note 5) 6 kV Min Typ Max Units 2.375 -10 2.5 25 2.625 +85 3.6 100 V C V mV pp Electrical Characteristics Over recommended operating supply and temperature ranges with default register settings unless other specified. (Note 3, Note 4) Symbol Parameter Conditions Min Typ Max Units EQX=Float, DEX=0, VOD=1Vpp ,PRSNT=0 800 1000 mW PRSNT=1, ENSMB=0 4 8 mW POWER (Note 13) PD Power Dissipation LVCMOS / LVTTL DC SPECIFICATIONS VIH High Level Input Voltage (Note 15) 2 3.6 VIL Low Level Input Voltage (Note 15) 0 0.8 VOH High Level Output Voltage SMBUS open drain VOH set by pullup Resistor VOL Low Level Output Voltage IOL = 4mA IIH Input High Current VIN = 3.6V , LVCMOS -15 +15 VIN = 3.6V , w/ FLOAT,PULLDOWN input -15 +120 VIN = 0V -15 +15 VIN = 0V, w/FLOAT input -80 +15 IIL Input Low Current V V 0.4 11 V V A A www.national.com DS50PCI402 CDM, STD - JESD22-C101-C If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. ESD Rating HBM, STD - JESD22-A114C 250 V 1250 V MM, STD - JESD22-A115-A Absolute Maximum Ratings (Note 2) DS50PCI402 Symbol Parameter Conditions Min Typ Max Units CML RECEIVER INPUTS (IN_n+, IN_n-) RLRX-DIFF Rx package plus Si differential return loss 0.05GHz - 1.25GHz (Note 6) -21 1.25GHz - 2.5GHz (Note 6) -20 RLRX-CM Common mode Rx return loss 0.05GHz - 2.5GHz (Note 6) ZRX-DC Rx DC common mode Tested at VDD=0 impedance 40 50 60 ZRX-DIFF-DC Rx DC differential impedance 85 100 115 VRX-DIFF-DC Differential Rx peak to Tested at DC, TXIDLEx=0 peak voltage 1.2 V ZRX-HIGH-IMP-DC -POS DC Input CM impedance for V>0 Vin = 0 to 200 mV, RXDETA/B = 0, ENSMB = 0, VDD=2.625 50 Electrical Idle detect threshold SD_TH = float, see Table 6, (Note 16) 40 Differential measurement with OUT_n+ and OUT_n- terminated by 50 to GND AC-Coupled, Figure 4, (Note 13) 800 VRX-IDLE-DET-DIFF-PP Tested at VDD=0 dB -11.5 0.10 dB K 175 mVP-P 1200 mVP-P LPDS OUTPUTS (OUT_n+, OUT_n-) VTX-DIFF-PP VOCM VTX-DE-RATIO-3.5 Output Voltage Swing Output Common-Mode Single-ended measurement DCVoltage Coupled with 50 termination, (Note 3) 1000 VDD - 1.4 V Tx de-emphasis level ratio VOD = 1000 mV, DEM1 = GND, DEM0 = VDD, (Note 3), (Note 12) 3.5 dB Tx de-emphasis level ratio VOD = 1000 mV, DEM1 = VDD, DEM0 = GND, (Note 3), (Note 12) 6 dB TTX-HF-DJ-DD Tx Dj > 1.5 Mhz (Note 7) 0.15 UI TTX-LF-RMS Tx RMS jitter < 1.5Mhz (Note 7) 3.0 ps RMS TTX-RISE-FALL Transmitter Rise/ Fall Time 20% to 80% of differential output voltage, Figure 3 (Note 3, Note 8) TRF-MISMATCH Tx rise/fall mismatch 20% to 80% of differential output voltage (Note 3, Note 8) 0.01 RLTX-DIFF Differential Output Return Loss 0.05- 1.25 Ghz, See Figure 6 -23 dB 1.25- 2.5 Ghz, See Figure 6 -20 dB RLTX-CM Common Mode Return 0.05- 2.5 Ghz, See Figure 6 Loss -11 dB ZTX-DIFF-DC DC differential Tx impedance 100 VTX-CM-AC-PP Tx AC common mode voltage 100 mVpp ITX-SHORT transmitter short circuit Total current transmitter can current limit supply when shorted to VDD or GND 90 mA Absolute Delta of DC Common Mode Voltage during L0 and electrical Idle 40 mV VTX-DE-RATIO-6 VTX-CM-DC- ACTIVE-IDLEDELTA www.national.com 12 50 67 ps 0.1 UI VTX-CM-DC- LINE-DELTA TTX-IDLE-SET-TO -IDLE TTX-IDLE-TO -DIFF-DATA TPDEQ TPD Parameter Conditions Min Typ Absolute Delta of DC Common Mode Voltage between Tx+ and Tx- Max Units 25 mV Max time to transition to VIN = 800 mVp-p, 5 Gbps, valid diff signaling after Figure 5 leaving Electrical Idle 6.5 9.5 nS Max time to transition to VIN = 800 mVp-p, 5 Gbps, valid diff signaling after Figure 5 leaving Electrical Idle 5.5 8 nS Differential Propagation Delay EQ = 11, +4.0 dB @ 2.5 GHz , Figure 4 (Note 10) 150 200 250 ps Differential Propagation Delay EQ = FF, Equalizer Bypass, Figure 4 (Note 10, Note 9) 120 170 220 ps TLSK Lane to Lane Skew in a TA = 25C,VDD = 2.5V Single Part (Note 8, Note 9) 27 ps TPPSK Part to Part Propagation Delay Skew 35 ps TA = 25C,VDD = 2.5V EQUALIZATION DJE1 Residual Deterministic 42" of 5 mil stripline FR4, Jitter at 5 Gbps EQ1,0=F,1; K28.5 pattern, DEMx=0, Tx Launch Amplitude 1.0 Vp-p, SD_TH=F. (Note 3, Note 11) 0.02 0.09 UIP-P Residual Deterministic 42" of 5 mil stripline FR4, Jitter at 2.5 Gbps EQ1,0=F,1; K28.5 pattern, DEMx=0, Tx Launch Amplitude 1.0 Vp-p, SD_TH=F. (Note 3, Note 11) 0.02 0.04 UIP-P Residual Deterministic 7 meters of 24 AWG PCIe cable, Jitter at 5 Gbps EQ1,0=1,0; K28.5 pattern, DEMx=0, Tx Launch Amplitude 1.0 Vp-p, SD_TH=F. (Note 3, Note 11) 0.02 0.11 UIP-P DJE4 Residual Deterministic 7 meters of 24 AWG PCIe cable, Jitter at 2.5 Gbps EQ1,0=1,0; K28.5 pattern, DEMx=0, Tx Launch Amplitude 1.0 Vp-p, SD_TH=F. (Note 3, Note 11) 0.03 0.07 UIP-P RJ Random Jitter DJE2 DJE3 Tx Launch Amplitude 1.0 Vp-p, SD_TH=F, Repeating 1100b (D24.3) pattern. (Note 3) 13 <0.5 psrms www.national.com DS50PCI402 Symbol DS50PCI402 Symbol Parameter Conditions Min Typ Max Units DJD1 Residual Deterministic 28" of 5 mil stripline FR4, Jitter at 5 Gbps EQ1,0=F,F; K28.5 pattern, DEM1,0=F,1; Tx Launch Amplitude 1.0 Vp-p, SD_TH=F. (Note 3, Note 11) 0.02 0.09 UIP-P DJD2 Residual Deterministic 28" of 5 mil microstrip FR4, Jitter at 2.5 Gbps EQ1,0=F,F; K28.5 pattern, DEM1,0=F,0; Tx Launch Amplitude 1.0 Vp-p, SD_TH=F. (Note 3, Note 11) 0.03 0.05 UIP-P DJD3 Residual Deterministic 7 meters of 24 AWG PCIe cable, Jitter at 5 Gbps EQ1,0=F,F; K28.5 pattern, DEM1,0=F,1; Tx Launch Amplitude 1.0 Vp-p, SD_TH=F. (Note 3, Note 11) 0.03 0.13 UIP-P DJD4 Residual Deterministic 7 meters of 24 AWG PCIe cable, Jitter at 2.5 Gbps EQ1,0=F,F; K28.5 pattern, DEM1,0=F,0; Tx Launch Amplitude 1.0 Vp-p, SD_TH=F. (Note 3, Note 11) 0.04 0.06 UIP-P DE-EMPHASIS Note 2: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. Absolute Maximum Numbers are guaranteed for a junction temperature range of -40C to +125C. Models are validated to Maximum Operating Voltages only. Note 3: Typical values represent most likely parametric norms at VDD = 2.5V, TA = 25C., and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed. Note 4: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed. Note 5: Allowed supply noise (mVP-P sine wave) under typical conditions. Note 6: Input Return Loss also uses the setup shown in Figure 6. The blocking / biasing circuit is replaced with a simple AC coupling capacitor for each input to emulate a typical PCIe application. Note 7: PCIe 2.0 transmit jitter specifications - actual device jitter is much less. Actual device Rj and Dj has been characterized and specified with test loads outlined in the EQUALIZATION and DE-EMPHASIS sections of the Electrical Characteristics table. Note 8: Guaranteed by device characterization Note 9: Propagation Delay measurements for Part to Part skew are all based on devices operating under indentical temperature and supply voltage conditions. Note 10: Propagation Delay measurements will change slightly based on the level of EQ selected. EQ Bypass will result in the shortest propagation delays. Note 11: Residual DJ measurements subtract out deterministic jitter present at the generator outputs. For 2.5 Gbps generator Dj = 0.0275 UI and for 5.0 Gbps generator Dj = 0.035 UI. Note 12: Measured with a repeating K28.5 pattern at a data rate of 2.5 Gbps and 5.0 Gbps. Note 13: Measured with DEM Select pins configured for 1000mV VOD, see De-emphasis table. Note 14: Measured at default SD_TH settings Note 15: Input edge rate for LVCMOS/FLOAT inputs must be 50ns minimum from 10-90%. Note 16: Measured at package pins of receiver. Less than 40mV is IDLE, greater than 175mV is ACTIVE. SD_TH pin connected with resistor to GND overrides this default setting. www.national.com 14 Over recommended operating supply and temperature ranges unless other specified. Symbol Parameter Conditions Min Typ Max Units 0.8 V 3.6 V SERIAL BUS INTERFACE DC SPECIFICATIONS VIL Data, Clock Input Low Voltage VIH Data, Clock Input High Voltage IPULLUP Current Through Pull-Up Resistor High Power Specification or Current Source VDD Nominal Bus Voltage ILEAK-Bus Input Leakage Per Bus Segment ILEAK-Pin Input Leakage Per Device Pin CI Capacitance for SDA and SCL RTERM External Termination Resistance Pullup VDD = 3.3V, pull to VDD = 2.5V 5% OR 3.3V (Note 17, Note 18, Note 19) 10% Pullup VDD = 2.5V, (Note 17, Note 18, Note 19) 2.1 (Note 17) 4 mA 2.375 3.6 V -200 +200 A -15 (Note 17, Note 18) A 10 pF 2000 1000 SERIAL BUS INTERFACE TIMING SPECIFICATIONS. See Figure 7 FSMB Bus Operating Frequency TBUF Bus Free Time Between Stop and Start Condition (Note 20) 10 4.7 s THD:STA Hold time after (Repeated) Start At IPULLUP, Max Condition. After this period, the first clock is generated. 4.0 s TSU:STA Repeated Start Condition Setup Time 4.7 s TSU:STO Stop Condition Setup Time 4.0 s THD:DAT Data Hold Time 300 ns TSU:DAT Data Setup Time 250 TTIMEOUT Detect Clock Low Timeout TLOW Clock Low Period THIGH Clock High Period (Note 20) TLOW:SEXT Cumulative Clock Low Extend Time (Slave Device) (Note 20) tF Clock/Data Fall Time tR Clock/Data Rise Time tPOR Time in which a device must be operational after power-on reset (Note 20) (Note 20) 25 100 ns 35 4.7 4.0 kHz ms s 50 s 2 ms (Note 20) 300 ns (Note 20) 1000 ns 500 ms Note 17: Recommended value. Parameter not tested in production. Note 18: Recommended maximum capacitance load per bus segment is 400pF. Note 19: Maximum termination voltage should be identical to the device supply voltage. Note 20: Compliant to SMBus 2.0 physical layer specification. See System Management Bus (SMBus) Specification Version 2.0, section 3.1.1 SMBus common AC specifications for details. 15 www.national.com DS50PCI402 Electrical Characteristics -- Serial Management Bus Interface DS50PCI402 Timing Diagrams 30107302 FIGURE 3. CML Output Transition Times 30107303 FIGURE 4. Propagation Delay Timing Diagram 30107304 FIGURE 5. Idle Timing Diagram www.national.com 16 DS50PCI402 30107354 FIGURE 6. Input and Output Return Loss Setup 30107394 FIGURE 7. SMBus Timing Parameters 17 www.national.com DS50PCI402 TRANSFER OF DATA VIA THE SMBus During normal operation the data on SDA must be stable during the time when SCL is High. There are three unique states for the SMBus: START: A High-to-Low transition on SDA while SCL is High indicates a message START condition. STOP: A Low-to-High transition on SDA while SCL is High indicates a message STOP condition. IDLE: If SCL and SDA are both High for a time exceeding tBUF from the last detected STOP condition or if they are High for a total exceeding the maximum specification for tHIGH then the bus will transfer to the IDLE state. System Management Bus (SMBus) and Configuration Registers The System Management Bus interface is compatible to SMBus 2.0 physical layer specification. ENSMB must be pulled high to enable SMBus mode and allow access to the configuration registers. The DS50PCI402 has the AD[3:0] inputs in SMBus mode. These pins are the user set SMBus slave address inputs. The AD[3:0] pins have internal pull-down. When left floating or pulled low the AD[3:0] = 0000'b, the device default address byte is A0'h. Based on the SMBus 2.0 specification, the DS50PCI402 has a 7-bit slave address of 1010000'b. The LSB is set to 0'b (for a WRITE), thus the 8-bit value is 1010 0000'b or A0'h. The device address byte can be set with the use of the AD[3:0] inputs. Below are some examples. AD[3:0] = 0001'b, the device address byte is A2'h AD[3:0] = 0010'b, the device address byte is A4'h AD[3:0] = 0100'b, the device address byte is A8'h AD[3:0] = 1000'b, the device address byte is B0'h The SDA, SCL pins are 3.3V tolerant, but are not 5V tolerant. External pull-up resistor is required on the SDA. The resistor value can be from 1 k to 5 k depending on the voltage, loading and speed. The SCL may also require an external pull-up resistor and it depends on the Host that drives the bus. SMBus TRANSACTIONS The device supports WRITE and READ transactions. See Register Description table for register address, type (Read/ Write, Read Only), default value and function information. When SMBus is enabled, the DS50PCI402 must use one of the following De-emphasis settings (Table 8). The driver de-emphasis value is set on a per channel basis using 8 different registers. Each register (0x11, 0x18, 0x1F, 0x26, 0x2E, 0x35, 0x3C, 0x43) requires one of the following De-emphasis settings when in SMBus mode. See Table 4 for suggested DE settings at 2.5 and 5.0 Gbps operation. TABLE 8. De-Emphasis Register Settings (must write one of the following when in SMBus mode) De-Emphasis Value Register Setting 0.0 dB 0x01 -3.5 dB 0xE8 -6 dB 0x88 -9 dB 0x90 -12 dB 0xA0 8. 9. The Device drives the 8-bit data value (register contents). The Host drives a NACK bit "1"indicating end of the READ transfer. 10. The Host drives a STOP condition. The READ transaction is completed, the bus goes IDLE and communication with other SMBus devices may now occur. Please see SMBus Register Map Table for more information. WRITING A REGISTER To write a register, the following protocol is used (see SMBus 2.0 specification). 1. The Host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE. 2. The Device (Slave) drives the ACK bit ("0"). 3. The Host drives the 8-bit Register Address. 4. The Device drives an ACK bit ("0"). 5. The Host drive the 8-bit data byte. 6. The Device drives an ACK bit ("0"). 7. The Host drives a STOP condition. The WRITE transaction is completed, the bus goes IDLE and communication with other SMBus devices may now occur. SMBus REGISTER WRITES: The DS50PCI402 outputs will NOT be PCIe compliant with the SMBus registers enabled (ENSMB = 1) until the VOD levels have been set. Below is an example to configure the VOD level to a PCIe compliant amplitude and adjust the DE and EQ signal conditioning to work with a 7m PCIe cable interconnect on the input B-side / output A-side of the device 1. Reset the SMBus registers to default values: Write 01'h to address 0x00. 2. Set VOD = 1.0V for all channels (OA[3:0] and OB[3:0]): Write 0F'h to address 0x10, 0x17, 0x1E, 0x25, 0x2D, 0x34, 0x3B, 0x42. 3. Set equalization to external pin level EQ[1:0] = 10 (~15.5 dB at 2.5 GHz) for all channels (IB[3:0]): Write 39'h to address 0x0F, 0x16, 0x1D, 0x24. 4. Set de-emphasis to DE[1:0] = F1 or -12 dB enhanced for all A channels (OA[3:0]): Write A0'h to address 0x2E, 0x35, 0x3C, 0x43. READING A REGISTER To read a register, the following protocol is used (see SMBus 2.0 specification). 1. The Host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE. 2. The Device (Slave) drives the ACK bit ("0"). 3. The Host drives the 8-bit Register Address. 4. The Device drives an ACK bit ("0"). 5. The Host drives a START condition. 6. The Host drives the 7-bit SMBus Address, and a "1" indicating a READ. 7. The Device drives an ACK bit "0". www.national.com 18 To monitor the IDLE detect with two channels ORed (CH0 with CH2, CH1 with CH3, CH4 with CH6, CH5 with CH7): Write 32'h to address 0x47. The following IDLE status should be observable on the external pins: pin 19 - CH0 with CH2, pin 20 - CH1 with CH3, pin 46 - CH4 with CH6, pin 47 - CH5 with CH7. Pin = HIGH (VDD) means IDLE is detected (no signal present). Pin = LOW (GND) means ACTIVE (data signal present). To monitor the RATE detect with two channels ORed (CH0 with CH2, CH1 with CH3, CH4 with CH6, CH5 with CH7): Write 01'h to address 0x4E. Care must be taken to ensure that only the desired status block is enabled and attached to the external pin as the status blocks can be OR'ed together internally. Register bits reg_47 [5:4] and bits reg_4C[7:6] are used to enable each of the status block outputs to the external pins. The channel status blocks can be internally OR'ed together to monitor more than one channel at a time. This allows more information to be presented on the status outputs and later if desired, a diagnosis of the channel identity can be made with additional SMBus writes to register bits reg_47[5:4] and bits reg_4C [7:6]. Below are examples to configure the device and bring the internal IDLE and RATE status to pins 19, 20, 46, 47. Write C0'h to address 0x4C. The following RATE status should be observable on the external pins: pin 19 - CH0 with CH2, pin 20 - CH1 with CH3, pin 46 - CH4 with CH6, pin 47 - CH5 with CH7. Pin = HIGH (VDD) means high data rate is detected (6 Gbps). Pin = LOW (GND) means low rate is detected (3 Gbps). 19 www.national.com DS50PCI402 IDLE AND RATE DETECTION TO EXTERNAL PINS The functions of IDLE and RATE detection to external pins for monitoring can be supported in SMBus mode. The external GPIO pins of 19, 20, 46 and 47 will be changed and they will serve as outputs for IDLE and RATE detect signals. The following external pins should be set to auto detection: RATE = F (FLOAT) - auto RATE detect enabled TXIDLEA/B = F (FLOAT) - auto IDLE detect enabled There are 4 GPIO pins that can be configured as outputs with reg_4E[0]. To disable the external SMBus address pins, so pin 46 and 47 can be used as outputs: DS50PCI402 TABLE 9. SMBus Register Map Address Register Name Bit (s) Field Type Defaul Description t 0x00 7:1 Reserved R/W 0 Reset Reset 0x00 Set bits to 0. SMBus Reset 1: Reset registers to default value 0x01 PWDN Channels 7:0 PWDN CHx R/W 0x00 Power Down per Channel [7]: CHA_3 [6]: CHA_2 [5]: CHA_1 [4]: CHA_0 [3]: CHB_3 [2]: CHB_2 [1]: CHB_1 [0]: CHB_0 00'h = all channels enabled FF'h = all channels disabled 0x02 PWDN Control 7:1 Reserved R/W 0x00 Set bits to 0. 0 Override PWDN 0x08 Pin Control Override 7:5 www.national.com Reserved 0: Allow PWDN pin control 1: Block PWDN pin control R/W 0x00 Set bits to 0. 4 Override IDLE 0: Allow IDLE pin control 1: Block IDLE pin control 3 Reserved Set bit to 0. 2 Override RATE 0: Allow RATE pin control 1: Block RATE pin control 1:0 Reserved Set bits to 0. 20 7:6 Reserved 5 IDLE auto 0: Allow IDLE_sel control in Bit 4 1: Automatic IDLE detect 4 IDLE select 0: Output is ON (SD is disabled) 1: Output is muted (electrical idle) 3:2 Reserved Set bits to 0. 1 RATE auto 0: Allow RATE_sel control in Bit 0 1: Automatic RATE detect 0 RATE select 0: 2.5 Gbps 1: 5.0 Gbps CH0 - CHB0 EQ Control 7:6 Reserved 5:0 CH0 IB0 EQ CH0 - CHB0 VOD Control 7 Reserved 5:0 CH0 OB0 VOD 0x11 CH0 - CHB0 DE Control 7:0 CH0 OB0 DEM R/W 0x03 OB0 DEM Control [7]: DEM TYPE (Compatibility = 0 / Enhanced = 1) [6:0]: DEM Level Control Pin [DEM1 DEM0] = Register [TYPE] [Level Control] = Hex Value 00 = 00000001 = 01'h = 0.0 dB 01 = 11101000 = E8'h = -3.5 dB 11 = 10001000 = 88'h = -6.0 dB 0F = 10010000 = 90'h = -9.0 dB 1F = 10100000 = A0'h = -12.0 dB F0 = 10010000 = 90'h = -9.0 dB F1 = 10100000 = A0'h = -12.0 dB FF = 11000000 = C0'h = Reserved 0x12 CH0 - CHB0 IDLE Threshold 7:4 Reserved R/W 0x00 Set bits to 0. 3:0 IDLE threshold 0x0F 0x10 CH0 - CHB0 IDLE RATE Select R/W R/W 0x00 DS50PCI402 0x0E 0x20 Set bits to 0. Set bits to 0. IB0 EQ Control - total of 24 levels (3 gain stages with 8 settings) [5]: Enable EQ [4:3]: Gain Stage Control [2:0]: Boost Level Control Pin [EQ1 EQ0] = Register [EN] [GST] [BST] = Hex Value FF = 100000 = 20'h = Bypass (Default) 11 = 101010 = 2A'h 00 = 110000 = 30'h F0 = 110010 = 32'h 10 = 111001 = 39'h F1 = 110101 = 35'h 01 = 110111 = 37'h 0F = 111011 = 3B'h 1F = 111101 = 3D'h R/W 0x03 Set bit to 0. OB0 VOD Control 03'h = 600 mV (Default) 07'h = 800 mV 0F'h = 1000 mV 1F'h = 1200 mV De-assert = [3:2], assert = [1:0] 00 = 110 mV, 70 mV (Default) 01 = 150 mV, 110 mV 10 = 170 mV, 130 mV 11 = 190 mV, 150 mV 21 www.national.com DS50PCI402 0x15 CH1 - CHB1 IDLE RATE Select R/W 0x00 7:6 Reserved 5 IDLE auto 0: Allow IDLE_sel control in Bit 4 1: Automatic IDLE detect 4 IDLE select 0: Output is ON (SD is disabled) 1: Output is muted (electrical idle) 3:2 Reserved Set bits to 0. 1 RATE auto 0: Allow RATE_sel control in Bit 0 1: Automatic RATE detect 0 RATE select 0: 2.5 Gbps 1: 5.0 Gbps CH1 - CHB1 EQ Control 7:6 Reserved 5:0 CH1 IB1 EQ CH1 - CHB1 VOD Control 7 Reserved 5:0 CH1 OB1 VOD 0x18 CH1 - CHB1 DE Control 7:0 CH1 OB1 DEM R/W 0x03 OB1 DEM Control [7]: DEM TYPE (Compatibility = 0 / Enhanced = 1) [6:0]: DEM Level Control Pin [DEM1 DEM0] = Register [TYPE] [Level Control] = Hex Value 00 = 00000001 = 01'h = 0.0 dB 01 = 11101000 = E8'h = -3.5 dB 11 = 10001000 = 88'h = -6.0 dB 0F = 10010000 = 90'h = -9.0 dB 1F = 10100000 = A0'h = -12.0 dB F0 = 10010000 = 90'h = -9.0 dB F1 = 10100000 = A0'h = -12.0 dB FF = 11000000 = C0'h = Reserved 0x19 CH1 - CHB1 IDLE Threshold 7:4 Reserved R/W 0x00 Set bits to 0. 3:0 IDLE threshold 0x16 0x17 www.national.com R/W 0x20 Set bits to 0. Set bits to 0. IB1 EQ Control - total of 24 levels (3 gain stages with 8 settings) [5]: Enable EQ [4:3]: Gain Stage Control [2:0]: Boost Level Control Pin [EQ1 EQ0] = Register [EN] [GST] [BST] = Hex Value FF = 100000 = 20'h = Bypass (Default) 11 = 101010 = 2A'h 00 = 110000 = 30'h F0 = 110010 = 32'h 10 = 111001 = 39'h F1 = 110101 = 35'h 01 = 110111 = 37'h 0F = 111011 = 3B'h 1F = 111101 = 3D'h R/W 0x03 Set bit to 0. OB1 VOD Control 03'h = 600 mV (Default) 07'h = 800 mV 0F'h = 1000 mV 1F'h = 1200 mV De-assert = [3:2], assert = [1:0] 00 = 110 mV, 70 mV (Default) 01 = 150 mV, 110 mV 10 = 170 mV, 130 mV 11 = 190 mV, 150 mV 22 CH2 - CHB2 IDLE RATE Select R/W 0x00 DS50PCI402 0x1C 7:6 Reserved 5 IDLE auto 0: Allow IDLE_sel control in Bit 4 1: Automatic IDLE detect 4 IDLE select 0: Output is ON (SD is disabled) 1: Output is muted (electrical idle) 3:2 Reserved Set bits to 0. 1 RATE auto 0: Allow RATE_sel control in Bit 0 1: Automatic RATE detect 0 RATE select 0: 2.5 Gbps 1: 5.0 Gbps CH2 - CHB2 EQ Control 7:6 Reserved 5:0 CH2 IB2 EQ CH2 - CHB2 VOD Control 7 Reserved 5:0 CH2 OB2 VOD 0x1F CH2 - CHB2 DE Control 7:0 CH2 OB2 DEM R/W 0x03 OB2 DEM Control [7]: DEM TYPE (Compatibility = 0 / Enhanced = 1) [6:0]: DEM Level Control Pin [DEM1 DEM0] = Register [TYPE] [Level Control] = Hex Value 00 = 00000001 = 01'h = 0.0 dB 01 = 11101000 = E8'h = -3.5 dB 11 = 10001000 = 88'h = -6.0 dB 0F = 10010000 = 90'h = -9.0 dB 1F = 10100000 = A0'h = -12.0 dB F0 = 10010000 = 90'h = -9.0 dB F1 = 10100000 = A0'h = -12.0 dB FF = 11000000 = C0'h = Reserved 0x20 CH2 - CHB2 IDLE Threshold 7:4 Reserved R/W 0x00 Set bits to 0. 3:0 IDLE threshold 0x1D 0x1E R/W 0x20 Set bits to 0. Set bits to 0. IB2 EQ Control - total of 24 levels (3 gain stages with 8 settings) [5]: Enable EQ [4:3]: Gain Stage Control [2:0]: Boost Level Control Pin [EQ1 EQ0] = Register [EN] [GST] [BST] = Hex Value FF = 100000 = 20'h = Bypass (Default) 11 = 101010 = 2A'h 00 = 110000 = 30'h F0 = 110010 = 32'h 10 = 111001 = 39'h F1 = 110101 = 35'h 01 = 110111 = 37'h 0F = 111011 = 3B'h 1F = 111101 = 3D'h R/W 0x03 Set bit to 0. OB2 VOD Control 03'h = 600 mV (Default) 07'h = 800 mV 0F'h = 1000 mV 1F'h = 1200 mV De-assert = [3:2], assert = [1:0] 00 = 110 mV, 70 mV (Default) 01 = 150 mV, 110 mV 10 = 170 mV, 130 mV 11 = 190 mV, 150 mV 23 www.national.com DS50PCI402 0x23 CH3 - CHB3 IDLE RATE Select R/W 0x00 7:6 Reserved 5 IDLE auto 0: Allow IDLE_sel control in Bit 4 1: Automatic IDLE detect 4 IDLE select 0: Output is ON (SD is disabled) 1: Output is muted (electrical idle) 3:2 Reserved Set bits to 0. 1 RATE auto 0: Allow RATE_sel control in Bit 0 1: Automatic RATE detect 0 RATE select 0: 2.5 Gbps 1: 5.0 Gbps CH3 - CHB3 EQ Control 7:6 Reserved 5:0 CH3 IB3 EQ CH3 - CHB3 VOD Control 7 Reserved 5:0 CH3 OB3 VOD 0x26 CH3 - CHB3 DE Control 7:0 CH3 OB3 DEM R/W 0x03 OB3 DEM Control [7]: DEM TYPE (Compatibility = 0 / Enhanced = 1) [6:0]: DEM Level Control Pin [DEM1 DEM0] = Register [TYPE] [Level Control] = Hex Value 00 = 00000001 = 01'h = 0.0 dB 01 = 11101000 = E8'h = -3.5 dB 11 = 10001000 = 88'h = -6.0 dB 0F = 10010000 = 90'h = -9.0 dB 1F = 10100000 = A0'h = -12.0 dB F0 = 10010000 = 90'h = -9.0 dB F1 = 10100000 = A0'h = -12.0 dB FF = 11000000 = C0'h = Reserved 0x27 CH3 - CHB3 IDLE Threshold 7:4 Reserved R/W 0x00 Set bits to 0. 3:0 IDLE threshold 0x24 0x25 www.national.com R/W 0x20 Set bits to 0. Set bits to 0. IB3 EQ Control - total of 24 levels (3 gain stages with 8 settings) [5]: Enable EQ [4:3]: Gain Stage Control [2:0]: Boost Level Control Pin [EQ1 EQ0] = Register [EN] [GST] [BST] = Hex Value FF = 100000 = 20'h = Bypass (Default) 11 = 101010 = 2A'h 00 = 110000 = 30'h F0 = 110010 = 32'h 10 = 111001 = 39'h F1 = 110101 = 35'h 01 = 110111 = 37'h 0F = 111011 = 3B'h 1F = 111101 = 3D'h R/W 0x03 Set bit to 0. OB3 VOD Control 03'h = 600 mV (Default) 07'h = 800 mV 0F'h = 1000 mV 1F'h = 1200 mV De-assert = [3:2], assert = [1:0] 00 = 110 mV, 70 mV (Default) 01 = 150 mV, 110 mV 10 = 170 mV, 130 mV 11 = 190 mV, 150 mV 24 CH4 - CHA0 IDLE RATE Select R/W 0x00 DS50PCI402 0x2B 7:6 Reserved 5 IDLE auto 0: Allow IDLE_sel control in Bit 4 1: Automatic IDLE detect 4 IDLE select 0: Output is ON (SD is disabled) 1: Output is muted (electrical idle) 3:2 Reserved Set bits to 0. 1 RATE auto 0: Allow RATE_sel control in Bit 0 1: Automatic RATE detect 0 RATE select 0: 2.5 Gbps 1: 5.0 Gbps CH4 - CHA0 EQ Control 7:6 Reserved 5:0 CH4 IA0 EQ CH4 - CHA0 VOD Control 7 Reserved 5:0 CH4 OA0 VOD 0x2E CH4 - CHA0 DE Control 7:0 CH4 OA0 DEM R/W 0x03 OA0 DEM Control [7]: DEM TYPE (Compatibility = 0 / Enhanced = 1) [6:0]: DEM Level Control Pin [DEM1 DEM0] = Register [TYPE] [Level Control] = Hex Value 00 = 00000001 = 01'h = 0.0 dB 01 = 11101000 = E8'h = -3.5 dB 11 = 10001000 = 88'h = -6.0 dB 0F = 10010000 = 90'h = -9.0 dB 1F = 10100000 = A0'h = -12.0 dB F0 = 10010000 = 90'h = -9.0 dB F1 = 10100000 = A0'h = -12.0 dB FF = 11000000 = C0'h = Reserved 0x2F CH4 - CHA0 IDLE Threshold 7:4 Reserved R/W 0x00 Set bits to 0. 3:0 IDLE threshold 0x2C 0x2D R/W 0x20 Set bits to 0. Set bits to 0. IA0 EQ Control - total of 24 levels (3 gain stages with 8 settings) [5]: Enable EQ [4:3]: Gain Stage Control [2:0]: Boost Level Control Pin [EQ1 EQ0] = Register [EN] [GST] [BST] = Hex Value FF = 100000 = 20'h = Bypass (Default) 11 = 101010 = 2A'h 00 = 110000 = 30'h F0 = 110010 = 32'h 10 = 111001 = 39'h F1 = 110101 = 35'h 01 = 110111 = 37'h 0F = 111011 = 3B'h 1F = 111101 = 3D'h R/W 0x03 Set bit to 0. OA0 VOD Control 03'h = 600 mV (Default) 07'h = 800 mV 0F'h = 1000 mV 1F'h = 1200 mV De-assert = [3:2], assert = [1:0] 00 = 110 mV, 70 mV (Default) 01 = 150 mV, 110 mV 10 = 170 mV, 130 mV 11 = 190 mV, 150 mV 25 www.national.com DS50PCI402 0x32 CH5 - CHA1 IDLE RATE Select R/W 0x00 7:6 Reserved 5 IDLE auto 0: Allow IDLE_sel control in Bit 4 1: Automatic IDLE detect 4 IDLE select 0: Output is ON (SD is disabled) 1: Output is muted (electrical idle) 3:2 Reserved Set bits to 0. 1 RATE auto 0: Allow RATE_sel control in Bit 0 1: Automatic RATE detect 0 RATE select 0: 2.5 Gbps 1: 5.0 Gbps CH5 - CHA1 EQ Control 7:6 Reserved 5:0 CH5 IA1 EQ CH5 - CHA1 VOD Control 7 Reserved 5:0 CH5 OA1 VOD 0x35 CH5 - CHA1 DE Control 7:0 CH5 OA1 DEM R/W 0x03 OA1 DEM Control [7]: DEM TYPE (Compatibility = 0 / Enhanced = 1) [6:0]: DEM Level Control Pin [DEM1 DEM0] = Register [TYPE] [Level Control] = Hex Value 00 = 00000001 = 01'h = 0.0 dB 01 = 11101000 = E8'h = -3.5 dB 11 = 10001000 = 88'h = -6.0 dB 0F = 10010000 = 90'h = -9.0 dB 1F = 10100000 = A0'h = -12.0 dB F0 = 10010000 = 90'h = -9.0 dB F1 = 10100000 = A0'h = -12.0 dB FF = 11000000 = C0'h = Reserved 0x36 CH5 - CHA1 IDLE Threshold 7:4 Reserved R/W 0x00 Set bits to 0. 3:0 IDLE threshold 0x33 0x34 www.national.com R/W 0x20 Set bits to 0. Set bits to 0. IA1 EQ Control - total of 24 levels (3 gain stages with 8 settings) [5]: Enable EQ [4:3]: Gain Stage Control [2:0]: Boost Level Control Pin [EQ0 EQ1] = Register [EN] [GST] [BST] = Hex Value FF = 100000 = 20'h = Bypass (Default) 11 = 101010 = 2A'h 00 = 110000 = 30'h F0 = 110010 = 32'h 10 = 111001 = 39'h F1 = 110101 = 35'h 01 = 110111 = 37'h 0F = 111011 = 3B'h 1F = 111101 = 3D'h R/W 0x03 Set bit to 0. OA1 VOD Control 03'h = 600 mV (Default) 07'h = 800 mV 0F'h = 1000 mV 1F'h = 1200 mV De-assert = [3:2], assert = [1:0] 00 = 110 mV, 70 mV (Default) 01 = 150 mV, 110 mV 10 = 170 mV, 130 mV 11 = 190 mV, 150 mV 26 CH6 - CHA2 IDLE RATE Select R/W 0x00 DS50PCI402 0x39 7:6 Reserved 5 IDLE auto 0: Allow IDLE_sel control in Bit 4 1: Automatic IDLE detect 4 IDLE select 0: Output is ON (SD is disabled) 1: Output is muted (electrical idle) 3:2 Reserved Set bits to 0. 1 RATE auto 0: Allow RATE_sel control in Bit 0 1: Automatic RATE detect 0 RATE select 0: 2.5 Gbps 1: 5.0 Gbps CH6 - CHA2 EQ Control 7:6 Reserved 5:0 CH6 IA2 EQ CH6 - CHA2 VOD Control 7 Reserved 5:0 CH6 OA2 VOD 0x3C CH6 - CHA2 DE Control 7:0 CH6 OA2 DEM R/W 0x03 OA2 DEM Control [7]: DEM TYPE (Compatibility = 0 / Enhanced = 1) [6:0]: DEM Level Control Pin [DEM1 DEM0] = Register [TYPE] [Level Control] = Hex Value 00 = 00000001 = 01'h = 0.0 dB 01 = 11101000 = E8'h = -3.5 dB 11 = 10001000 = 88'h = -6.0 dB 0F = 10010000 = 90'h = -9.0 dB 1F = 10100000 = A0'h = -12.0 dB F0 = 10010000 = 90'h = -9.0 dB F1 = 10100000 = A0'h = -12.0 dB FF = 11000000 = C0'h = Reserved 0x3D CH6 - CHA2 IDLE Threshold 7:4 Reserved R/W 0x00 Set bits to 0. 3:0 IDLE threshold 0x3A 0x3B R/W 0x20 Set bits to 0. Set bits to 0. IA2 EQ Control - total of 24 levels (3 gain stages with 8 settings) [5]: Enable EQ [4:3]: Gain Stage Control [2:0]: Boost Level Control Pin [EQ1 EQ0] = Register [EN] [GST] [BST] = Hex Value FF = 100000 = 20'h = Bypass (Default) 11 = 101010 = 2A'h 00 = 110000 = 30'h F0 = 110010 = 32'h 10 = 111001 = 39'h F1 = 110101 = 35'h 01 = 110111 = 37'h 0F = 111011 = 3B'h 1F = 111101 = 3D'h R/W 0x03 Set bit to 0. OA2 VOD Control 03'h = 600 mV (Default) 07'h = 800 mV 0F'h = 1000 mV 1F'h = 1200 mV De-assert = [3:2], assert = [1:0] 00 = 110 mV, 70 mV (Default) 01 = 150 mV, 110 mV 10 = 170 mV, 130 mV 11 = 190 mV, 150 mV 27 www.national.com DS50PCI402 0x40 CH7 - CHA3 IDLE RATE Select R/W 0x00 7:6 Reserved 5 IDLE auto 0: Allow IDLE_sel control in Bit 4 1: Automatic IDLE detect 4 IDLE select 0: Output is ON (SD is disabled) 1: Output is muted (electrical idle) 3:2 Reserved Set bits to 0. 1 RATE auto 0: Allow RATE_sel control in Bit 0 1: Automatic RATE detect 0 RATE select 0: 2.5 Gbps 1: 5.0 Gbps CH7 - CHA3 EQ Control 7:6 Reserved 5:0 CH7 IA3 EQ CH7 - CHA3 VOD Control 7 Reserved 5:0 CH7 OA3 VOD 0x43 CH7 - CHA3 DE Control 7:0 CH7 OA3 DEM R/W 0x03 OA3 DEM Control [7]: DEM TYPE (Compatibility = 0 / Enhanced = 1) [6:0]: DEM Level Control Pin [DEM1 DEM0] = Register [TYPE] [Level Control] = Hex Value 00 = 00000001 = 01'h = 0.0 dB 01 = 11101000 = E8'h = -3.5 dB 11 = 10001000 = 88'h = -6.0 dB 0F = 10010000 = 90'h = -9.0 dB 1F = 10100000 = A0'h = -12.0 dB F0 = 10010000 = 90'h = -9.0 dB F1 = 10100000 = A0'h = -12.0 dB FF = 11000000 = C0'h = Reserved 0x44 CH7 - CHA3 IDLE Threshold 7:4 Reserved R/W 0x00 Set bits to 0. 3:0 IDLE threshold 0x41 0x42 www.national.com R/W 0x20 Set bits to 0. Set bits to 0. IA3 EQ Control - total of 24 levels (3 gain stages with 8 settings) [5]: Enable EQ [4:3]: Gain Stage Control [2:0]: Boost Level Control Pin [EQ0 EQ1] = Register [EN] [GST] [BST] = Hex Value FF = 100000 = 20'h = Bypass (Default) 11 = 101010 = 2A'h 00 = 110000 = 30'h F0 = 110010 = 32'h 10 = 111001 = 39'h F1 = 110101 = 35'h 01 = 110111 = 37'h 0F = 111011 = 3B'h 1F = 111101 = 3D'h R/W 0x03 Set bit to 0. OA3 VOD Control 03'h = 600 mV (Default) 07'h = 800 mV 0F'h = 1000 mV 1F'h = 1200 mV De-assert = [3:2], assert = [1:0] 00 = 110 mV, 70 mV (Default) 01 = 150 mV, 110 mV 10 = 170 mV, 130 mV 11 = 190 mV, 150 mV 28 Global VOD Adjust 7:2 Reserved 1:0 VOD Adjust R/W 0x02 DS50PCI402 0x47 Set bits to 0. 00 = -25.0% 01 = -12.5% 10 = +0.0% (Default) 11 = +12.5% 29 www.national.com DS50PCI402 impedance of 85 - 100. It is preferable to route differential lines exclusively on one layer of the board, particularly for the input traces. The use of vias should be avoided if possible. If vias must be used, they should be used sparingly and must be placed symmetrically for each side of a given differential pair. Whenever differential vias are used the layout must also provide for a low inductance path for the return currents as well. Route the differential signals away from other signals and noise sources on the printed circuit board. See AN-1187 for additional information on LLP packages. Applications Information GENERAL RECOMMENDATIONS The DS50PCI402 is a high performance circuit capable of delivering excellent performance. Careful attention must be paid to the details associated with high-speed design as well as providing a clean power supply. Refer to the information below and the latest version of the LVDS Owner's Manual for more detailed information on high speed design tips to address signal integrity design issues. PCB LAYOUT CONSIDERATIONS FOR DIFFERENTIAL PAIRS The CML inputs and LPDS outputs have been optimized to work with interconnects using a controlled differential 30107310 FIGURE 8. Typical Routing Options The graphic shown above depicts different transmission line topologies which can be used in various combinations to achieve the optimal system performance. Impedance discontinuities at the differential via can be minimized or eliminated by increasing the swell around each hole and providing for a low inductance return current path. When the via structure is associated with thick backplane PCB, further optimization such as back drilling is often used to reduce the deterimential high frequency effects of stubs on the signal path. connected to power planes routed on adjacent layers of the printed circuit board. The layer thickness of the dielectric should be minimized so that the VDD and GND planes create a low inductance supply with distributed capacitance. Second, careful attention to supply bypassing through the proper use of bypass capacitors is required. A 0.01 F bypass capacitor should be connected to each VDD pin such that the capacitor is placed as close as possible to the DS50PCI402. Smaller body size capacitors can help facilitate proper component placement. Additionally, three capacitors with capacitance in the range of 2.2 F to 10 F should be incorporated in the power supply bypassing design as well. These capacitors can be either tantalum or an ultra-low ESR ceramic. POWER SUPPLY BYPASSING Two approaches are recommended to ensure that the DS50PCI402 is provided with an adequate power supply. First, the supply (VDD) and ground (GND) pins should be www.national.com 30 DS50PCI402 Typical Performance Eye Diagrams and Curves DS50PCI402 Return Loss 30107350 FIGURE 9. Receiver Return Loss Mask for 5.0 Gbps 30107351 FIGURE 10. Transmitter Return Loss Mask for 5.0 Gbps 31 www.national.com DS50PCI402 Physical Dimensions inches (millimeters) unless otherwise noted Order Number DS50PCI402SQ (Tape and Reel 2000 units) Order Number DS50PCI402SQE (Tape and Reel 250 units) NS Package Number SQA54A (See AN-1187 for PCB Design and Assembly Recommendations) www.national.com 32 DS50PCI402 Notes 33 www.national.com DS50PCI402 2.5 Gbps / 5.0 Gbps 4 Lane PCI Express Repeater with Equalization and De-Emphasis Notes For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com Products Design Support Amplifiers www.national.com/amplifiers WEBENCH(R) Tools www.national.com/webench Audio www.national.com/audio App Notes www.national.com/appnotes Clock and Timing www.national.com/timing Reference Designs www.national.com/refdesigns Data Converters www.national.com/adc Samples www.national.com/samples Interface www.national.com/interface Eval Boards www.national.com/evalboards LVDS www.national.com/lvds Packaging www.national.com/packaging Power Management www.national.com/power Green Compliance www.national.com/quality/green Switching Regulators www.national.com/switchers Distributors www.national.com/contacts LDOs www.national.com/ldo Quality and Reliability www.national.com/quality LED Lighting www.national.com/led Feedback/Support www.national.com/feedback Voltage References www.national.com/vref Design Made Easy www.national.com/easy www.national.com/powerwise Applications & Markets www.national.com/solutions Mil/Aero www.national.com/milaero PowerWise(R) Solutions Serial Digital Interface (SDI) www.national.com/sdi Temperature Sensors www.national.com/tempsensors SolarMagicTM www.national.com/solarmagic PLL/VCO www.national.com/wireless www.national.com/training PowerWise(R) Design University THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS. EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LIFE SUPPORT POLICY NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. Copyright(c) 2011 National Semiconductor Corporation For the most current product information visit us at www.national.com National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 www.national.com National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Audio www.ti.com/audio Communications and Telecom www.ti.com/communications Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps DLP(R) Products www.dlp.com Energy and Lighting www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive Microcontrollers microcontroller.ti.com Video and Imaging RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap Wireless Connectivity www.ti.com/wirelessconnectivity TI E2E Community Home Page www.ti.com/video e2e.ti.com Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2011, Texas Instruments Incorporated