FEATURES

- Data Retention in the absence of power
- Automatic data protection during power failure
- Data Retention over 10 years
- Unlimited write cycles
- Conventional SRAM write cycles
- Low power CMOS only 225mW active
- Equal read/write cycle times
- +5Vonly read/write
- Operating voltage range <u>+10%</u>
- Direct replacement for 8K X 8 SRAM
 - or EPROM
- Standard 28 pin DIP JEDEC Pinout

Functional Description

The IM 1230Y–100 is a 262,144 bit, fully static NP RAM organized as 32K X 8 using CMOS and an internal lithium energy source.

This 'NO POWER' RAM has all the normal characteristics of a CMOS static RAM with an important benefit of data being retained in the absence of power. Data retention current is so small that a miniature lithium cell contained within the package provides an energy source to preserve data. Protection against data loss has also been incorporated to maintain data integrity during power on/off conditions.

The IM 1230Y–100 RAM can be directly used in place of existing static RAMs. There is no limit to the number of write cycles that can be executed and no additional support circuitry is required for interface to a microprocessor.

PIN CONFIGURATION

A14	1	28	VCC	
A12	2	27	WE	
A7	3	26	A13	
A6	4	25	A8	
A5	5	24	A9	
A4	6	23	A11	
A3	7	22	ŌE	
A2	8	21	A10	
A1	9	20	CE	
A0	10	19	I/07	
I/O0	11	18	I/O6	
I/O1	12	17	I/O5	
1/02	13	16	I/O4	
Gnd	14	15	I/O3	

PIN NAMES

OE	Output Enable
Gnd	Ground
I/O0 – I/O7	Data in/ Data Out
<u>Vcc</u>	Power Supply +5V
WE	Write Enable
A0 – A14	Address Inputs
ĈĒ	Chip Enable

READ MODE

<u>The</u> IM 1230Y-100 performs a read cycle whenever WE high and CE low. The unique address specified by the 15 address inputs A0-A14 defines which of the 32,768 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within access time t_{ACC} after the last address input is stable, provided that CE and OE access times are satisfied. If OE or CE access times are not satisfied, data access will be measured from the limiting parameter (t_{CO} or t_{OE}), rather than address. The state of the eight data I/O lines is controlled by the OE and CE control signals. The data lines may be in an indeterminate state between t_{OH} and t_{AA} but the data lines will always have valid data at t_{AA}

WRITE MODE

The IM 1230Y-100 is in the write mode whenever CE and WE inputs are held low. The latter occurring falling edge of either CE or WE determines the start of a write cycle. A write is terminated by the earlier rising edge of CE or WE. The address must be held valid throughout the write cycle. WE must return to the high state for a minimum recovery time (t_{WR}) before another Read or Write cycle can be initiated. CE or WE is high during power on to perfect memory after Vcc reaches Vcc (min) but before the processor stabilizes.

DATA RETENTION

The IM 1230Y-100 provides full functional capability for Vcc greater than 4.5V and write protects at 4.25V. Data is retained in the absence of Vcc without any additional support circuitry. The SRAM constantly monitors Vcc. The moment Vcc decays, the RAM automatically write protects itself. All inputs to the RAM become "don't care" and all outputs re in high impedance-state. As Vcc falls below approximately 3.0V the power switching circuit connects the lithium energy source to RAM to retain data. During power-on, when Vcc rises above approximately 3.0V the power switching circuit connects external Vcc to the RAM and disconnects the lithium energy source. Normal RAM operation can resume after Vcc becomes greater than 4.5V.

Maximum Ratings

Operating Temperature0°C to 70°C
Storage Temperature0°C to 70°C
Soldering Temperature
And Time260°C for 10 sec
Supply Voltage0.5V to 7.0V
Input Voltage0.5V to 7.0V
Input/ Output Voltage0.5V to Vcc + 0.3V
Power Dissipation1.0W

Recommended D.C. Operating Conditions

Parameter	Symbol	Min.	Тур	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
	Gnd	0	-	0	V
Input Voltage	V _{IH}	2.2	3.5	Vcc +0.3	V
	V _{IL}	0	-	0.8	V

FRESHNESS SEAL AND SHIPPING

The IM1230Y - 100 is shipped from INNOVATIVE MICROTECHONOLOGY INC. with the lithium energy source disconnected, guaranteeing full energy capacity. When Vcc is first applied at a level of greater than 4.5 volts, the lithium energy source is enabled for battery back-up operation.



Electrical Characeteristics

Parameter	Description	Test conditons	Min.	Тур	Max	Unit
I _{LI}	Input Leakage	$\underline{Vi} = 0$ to Vcc	-1	-	1	μA
I _{OCA}	Average operating Current	<u>CE</u> = VI _H CE = VI _H I _{IO} = 0mA	-	45 1	80 3	μA mA
vcc	Operatng Supply current	$\overline{CE} = V_{IL}, I_{IO} = 0 \text{mA}$	-	-	45	mA
I _{LO}	Output Leakage	CE = V _{IH} orVcc Vi/o = Gnd to Vcc	-1		1	μA
V _{OH}	High level output voltage	I _{он =} - 1.0 mA	2.4		Vcc - 0.1	V
V _{ol}	Low level output voltage	I _{oL} = 2.1 mA	-	0.2	0.4	V
V _{TP}	Write protection voltage	-	4.25	4.37	4.49	V

Capacitance

Parameter	Description	Test conditons	Min.	Тур	Max	Unit
C _{ADD} C _I	Address capacitance Input capacitance I/O capacitance	$V_{ADD} = 0V$ Vi = 0V	-	3 5 6	5 6 7	pF pF pF



Switching Characteristics over the operating range

Parameter	Description	Min	Max	Unit
t _{RC} t _{ACC} t _{OE} t <mark>CO</mark> t _{COE} t _{OD} t _{OH}	Read cycle time Address access time Output enable access time CE to output valid OE or CE to output valid Output High Z from Deselectio Output hold from adds change	100 - - 5 n - 5	- 100 50 100 - 35 -	ns ns ns ns ns ns ns
t_{WC} t_{AW} t_{WP} t_{WR} t_{ODW} t_{OEW} t_{DS} t_{DH}	Write cycle time Address setup time Write pulse-width Write recovery time Output High Z from WE Output Active from WE Input data setup time Input data hold time	100 0 75 15 5 40 15	- - 35 - - - -	ns ns ns ns ns ns ns ns

READ CYCLE



WRITE CYCLE 1





Notes:

- 1.
- $\overline{\text{WE}}$ is to be high during read cycle. During write cycle that is controlled by $\overline{\text{CE}}$, output buffer is in high impedance state irrespective of whether $\overline{\text{OE}}$ is 2. high or low level.
- During write cycle that is controlled by \overline{WE} , output buffer is in high impedance state if \overline{OE} is high. 3.







DIM IN INCHES	MIN.	MAX.
A	1.52	1.54
В	0.72	0.74
С	0.395	0.415
D	0.1	0.13
E	0.015	0.021
F	0.12	0.16
G	0.09	0.11
H	0.59	0.63
J	0.008	0.012

