31
MC68840 Integrated Fiber Distributed Data
Interface User’s Manual
Rev 1
FDDI is a fibre-optic-based, token ring local area network
standard developed to accommodate rings of up to 1000
stations and a total ring length of 200km, operating at
speeds up to 100Mbps. This ANSI standard specifies the
Media Access Control (MAC) layer, the Physical (PHY)
layer, the Physical Medium Dependent function and the
Station Management function. The MC68840 implements
the MAC and PHY layers. This manual provides an overview
of the device, plus full descriptions of the functional blocks,
registers, ports, external signals and test operations. Includes
two practical examples to illustrate the design process.
Order by: MC68840UM/AD
MC145220 Evaluation Board Manual
Rev 2
The MC145220EVK makes it easy to evaluate features of
the MC145220 and to build PLLs to meet specific
requirements. It is controlled through menu driven software
operating on an IBM PC or compatible, and connects to
the printer port of the PC. Up to three different EVKs may
be connected simultaneously. This manual describes the
EVK hardware, the PC interface and software, and provides
a full summary of the commands.
Order by: MC145220EVK/D
ColdFire Microprocessor Family
Programmer’s Reference Manual
Rev 1.0
This manual contains information about the software
instructions used by the ColdFire 5200 microprocessors. It
includes sections on the addressing capabilities, exception
processing, timing, and on the instructions themselves in
both summary and alphanumeric page-per-instruction format.
Order by: MCF5200PRM/AD
MCF5307 ColdFire Integrated
Microprocessor User’s Manual
The ColdFire processor core is designed for embedded
control applications. Its architecture uses variable-length
RISC instruction set technology to give new levels of price
and performance to cost-sensitive, high-volume markets;
denser binary code requires less memory for a given
application. The MCF5307 integrated microprocessor com-
bines a ColdFire core with a Multiply-Accumulate (MAC)
unit, DRAM controller, timers, parallel and serial interfaces,
and system integration. These on-chip functions greatly
reduce the time required for typical system design and
implementation. This User’s Manual describes the prog-
ramming, capabilities and operation of the MCF5307.
Order by: MCF5307UM/AD
M•CORE MMC2001 Reference Manual
The 32-bit M•CORE microRISC engine represents a new
family of microprocessor core products. It provides many
of the same performance enhancements as mainstream
RISC designs, but the processor architecture has been
designed for high-performance and cost-sensitive embedded
control applications, with particular emphasis on reduced
system power consumption. This reference manual describes
the CPU, memory map, signals, ROM module, Static RAM
module, External Interface Module, Clock Module and low
power modes, Timer/Reset Module, Interrupt Controller,
UART, SPI, Keypad Port, PWM and OnCE Debug Module.
A Programming Reference is provided in an appendix.
Order by: MMC2001RM/D
PowerPC MPC823 Pocket Guide
This convenient pocket guide contains design guidelines,
the memory map, list of registers, instructions and list of
external signals for the MPC823 microprocessor. The lists
include cross references to the MPC823 User’s Manual.
Order by: MPC823RG/D
PowerPC MPC823 User’s Manual
The MPC823 PowerPC microprocessor is a versatile, one-
chip integrated microprocessor and peripheral combination
that can be used in a variety of portable electronic products;
it excels in low-power image capture and personal commu-
nication products. It is essentially a low cost version of the
MPC821, enhanced with additional communication and
display capabilities. These additional features are provided
by a specialized RISC processor that can perform signal
processing functions for image compression and
decompression, and which supports six serial channels.
This substantial User’s Manual discusses the operation,
possible configurations, and specifications of the MPC823.
Order by: MPC823UM/D