

DFPMUL

Floating Point Pipelined Multiplier Unit ver 2.08

OVERVIEW

The DFPMUL uses the **pipelined** mathematics algorithm to multiply two arguments. The input numbers format is according to IEEE-754 standard. DFPMUL supports single precision real number. Multiply operation was pipelined up to 7 levels. Input data are fed every clock cycle. The first result appears after latency depending on pipeline level and next results are available **each clock** cycle. Full IEEE-754 precision and accuracy were included.

APPLICATION

- Math coprocessors
- DSP algorithms
- Embedded arithmetic coprocessor
- Data processing & control

KEY FEATURES

- Full IEEE-754 compliance
- Single precision real format support
- Simple interface
- No programming required
- 7 levels pipeline
- Full accuracy and precision
- Overflow, underflow and invalid operation flags
- Results available at every clock
- Fully configurable

All trademarks mentioned in this document are trademarks of their respective owners.

Fully synthesizable, static synchronous design with no internal tri-states

DELIVERABLES

- Source code:
 - ♦ VHDL Source Code or/and
 - ♦ VERILOG Source Code or/and
 - ♦ Encrypted, or plain text EDIF netlist
- VHDL & VERILOG test bench environment
 - Active-HDL automatic simulation macros
 - ModelSim automatic simulation macros
 - Tests with reference responses
 - Technical documentation
 - Installation notes
 - Output HDL core specification
 - ♦ Datasheet
- Synthesis scripts
- Example application
- Technical support
 - ◊ IP Core implementation support
 - ♦ 3 months maintenance
 - Delivery the IP Core updates, minor and major versions changes
 - Delivery the documentation updates
 - Phone & email support

LICENSING

Comprehensible and clearly defined licensing methods without royalty fees make using of IP Core easy and simply.


<u>Single Design</u> license allows use IP Core in single FPGA bitstream and ASIC implementation.

http://www.DigitalCoreDesign.com http://www.dcd.pl <u>Unlimited Designs</u>, <u>One Year</u> licenses allow use IP Core in unlimited number of FPGA bitstreams and ASIC implementations.

In all cases number of IP Core instantiations within a design, and number of manufactured chips are unlimited. There is no time restriction except <u>One Year</u> license where time of use is limited to 12 months.

- Single Design license for
 - VHDL, Verilog source code called <u>HDL</u> <u>Source</u>
 - o Encrypted, or plain text EDIF called Netlist
- One Year license for
 - Encrypted Netlist only
- Unlimited Designs license for
 - HDL Source
 - Netlist
- Upgrade from
 - HDL Source to Netlist
 - Single Design to Unlimited Designs


SYMBOL



PINS DESCRIPTION

PIN	TYPE	DESCRIPTION	
clk	Input	Global system clock	
rst	Input	Global system reset	
en	Input	Enable computing	
adatai[31:0]	Input	A data bus input	
bdatai[31:0]	Input	B data bus input	
datao[31:0]	Output	Data bus output	
ofo	Output	Overflow flag	
ufo	Output	Underflow flag	
ifo	Output	Invalid flag	

BLOCK DIAGRAM



Arguments Checker - performs input data analyze against IEEE-754 number standard compliance. The appropriate numbers and information about the input data classes are given as the results to Main FP Pipelined Unit.

Main FP Pipelined Unit - performs floating point multiply function. Gives the complex information about the results and makes final flags settings.

Result Composer - performs result rounding function, data alignment to IEEE-754 standard, and the final flags setting.

PERFORMANCE

The following table gives a survey about the Core area and performance in the LATTICE® devices after Place & Route (all key features have been included):

Device	Speed grade	LUTs/PFUs	F _{max}
ispXPGA	-4	1472/580	44 MHz

Core performance in LATTICE® devices

CONTACTS

For any modification or special request please contact to Digital Core Design or local distributors.

Headquarters:

Wroclawska 94

41-902 Bytom, POLAND

e-mail: info@dcd.pl

tel. : +48 32 282 82 66 fax : +48 32 282 74 37

Field Office:

Texas Research Park

14815 Omicron Dr. suite 100

San Antonio, TX 78245,USA

e-mail: infoUS@dcd.pl

tel. : +1 210 422 8268 fax : +1 210 679 7511

Distributors:

MTC - Micro Tech Components GmbH

AM Reitweg 15

89407 Dillingen, GERMANY

e-mail: MTCinfo@mtc.de

tel. : +49 9071 7945-0

fax : +49 9071 7945-20

Territory: Germany, Austria, Switzerland