DAC108S085CIMT/NOPB - NATIONAL SEMICONDUCTOR

DAC108S085

www.ti.com

SNAS423B –AUGUST 2007–REVISED MARCH 2013

DAC108S085 10-Bit Micro Power OCTAL Digital-to-Analog Converter with Rail-to-Rail

Outputs

Check for Samples: DAC108S085

1FEATURES DESCRIPTION

The DAC108S085 is a full-featured, general purpose

23• Ensured Monotonicity OCTAL 10-bit voltage-output digital-to-analog

• Low Power Operation converter (DAC) that can operate from a single +2.7V

• Rail-to-Rail Voltage Output to +5.5V supply and consumes 1.95 mW at 3V and

4.85 mW at 5V. The DAC108S085 is packaged in a

• Daisy Chain Capability 16-lead WQFN package and a 16-lead TSSOP

• Power-on Reset to 0V package. The WQFN package makes the

• Simultaneous Output Updating DAC108S085 the smallest OCTAL DAC in its class.

The on-chip output amplifiers allow rail-to-rail output

• Individual Channel Power Down Capability swing and the three wire serial interface operates at

• Wide power supply range (+2.7V to +5.5V) clock rates up to 40 MHz over the entire supply

• Dual Reference Voltages with Range of 0.5V to voltage range. Competitive devices are limited to 25

VAMHz clock rates at supply voltages in the 2.7V to

3.6V range. The serial interface is compatible with

• Operating Temperature Range of −40°C to standard SPI™, QSPI, MICROWIRE and DSP

+125°C interfaces. The DAC108S085 also offers daisy chain

• Industry's Smallest Package operation where an unlimited number of

DAC108S085s can be updated simultaneously using

APPLICATIONS a single serial interface.

• Battery-Powered Instruments There are two references for the DAC108S085. One

• Digital Gain and Offset Adjustment reference input serves channels A through D while

the other reference serves channels E through H.

• Programmable Voltage & Current Sources Each reference can be set independently between

• Programmable Attenuators 0.5V and VA, providing the widest possible output

• Voltage Reference for ADCs dynamic range. The DAC108S085 has a 16-bit input

shift register that controls the mode of operation, the

• Sensor Supply Voltage power-down condition, and the DAC channels'

• Range Detectors register/output value. All eight DAC outputs can be

updated simultaneously or individually.

KEY SPECIFICATIONS A power-on reset circuit ensures that the DAC

• Resolution: 10 Bits outputs power up to zero volts and remain there until

• INL: ±2 LSB (Max) there is a valid write to the device. The power-down

feature of the DAC108S085 allows each DAC to be

• DNL: +0.35/-0.2 LSB (Max) independently powered with three different

• Settling Time: 6 µs (Max) termination options. With all the DAC channels

• Zero Code Error : +15mV (Max) powered down, power consumption reduces to less

than 0.3 µW at 3V and less than 1 µW at 5V. The low

• Full-Scale Error: -0.75% FSR (Max) power consumption and small packages of the

• Supply Power DAC108S085 make it an excellent choice for use in

– Normal: 1.95 mW (3V)/4,85 mW (5V) (Typ) battery operated equipment.

– Power Down: 0.3 µW (3V)/1 W (5V) (Typ)

1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2SPI is a trademark of Motorola, Inc..

3All other trademarks are the property of their respective owners.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

POWER-ON

RESET

DAC

INPUT

CONTROL

LOGIC

POWER-DOWN

CONTROL

LOGIC

VOUTE

10 BIT DAC

REF

SCLK DIN

SYNC

BUFFER

VOUTF

VOUTG

VOUTH

2.5k 100k

10 BIT DAC

REF

10 BIT DAC

REF

10 BIT DAC

REF

VREF1

DAC108S085

VOUTA

10 BIT DAC

REF

BUFFER

VOUTB

VOUTC

VOUTD

2.5k 100k

10 BIT DAC

REF

10 BIT DAC

REF

10 BIT DAC

REF

VREF2

DOUT

DAC108S085

SNAS423B –AUGUST 2007–REVISED MARCH 2013

www.ti.com

DESCRIPTION (CONTINUED)

The DAC108S085 is one of a family of pin compatible DACs, including the 8-bit DAC088S085 and the 12-bit

DAC128S085. All three parts are offered with the same pinout, allowing system designers to select a resolution

appropriate for their application without redesigning their printed circuit board. The DAC108S085 operates over

the extended industrial temperature range of −40°C to +125°C.

Block Diagram

Product Folder Links: DAC108S085

413

SCLK

DAC108S085

SYNC

VOUTA

VOUTG

VOUTB

VOUTC

VOUTD

VREF1

VOUTF

VOUTH

VOUTE

GND

VREF2

DIN

DOUT

DAC108S085

VOUTA

VOUTB

VOUTC

VOUTD

GND

VREF2

VREF1

DIN

SCLK

SYNC

DOUT

VOUTG

VOUTF

VOUTH

VOUTE

DAC108S085

www.ti.com

SNAS423B –AUGUST 2007–REVISED MARCH 2013

Pin Configuration

PIN DESCRIPTIONS

WQFN TSSOP Symbol Type Description

Pin No. Pin No.

1 3 VOUTA Analog Output Channel A Analog Output Voltage.

2 4 VOUTB Analog Output Channel B Analog Output Voltage.

3 5 VOUTC Analog Output Channel C Analog Output Voltage.

4 6 VOUTD Analog Output Channel D Analog Output Voltage.

5 7 VASupply Power supply input. Must be decoupled to GND.

Unbuffered reference voltage shared by Channels A, B, C, and D.

6 8 VREF1 Analog Input Must be decoupled to GND.

Unbuffered reference voltage shared by Channels E, F, G, and H.

7 9 VREF2 Analog Input Must be decoupled to GND.

8 10 GND Ground Ground reference for all on-chip circuitry.

9 11 VOUTH Analog Output Channel H Analog Output Voltage.

10 12 VOUTG Analog Output Channel G Analog Output Voltage.

11 13 VOUTF Analog Output Channel F Analog Output Voltage.

12 14 VOUTE Analog Output Channel E Analog Output Voltage.

Frame Synchronization Input. When this pin goes low, data is written

into the DAC's input shift register on the falling edges of SCLK. After

the 16th falling edge of SCLK, a rising edge of SYNC causes the

13 15 SYNC Digital Input DAC to be updated. If SYNC is brought high before the 15th falling

edge of SCLK, the rising edge of SYNC acts as an interrupt and the

write sequence is ignored by the DAC.

Serial Clock Input. Data is clocked into the input shift register on the

14 16 SCLK Digital Input falling edges of this pin.

Serial Data Input. Data is clocked into the 16-bit shift register on the

15 1 DIN Digital Input falling edges of SCLK after the fall of SYNC.

Serial Data Output. DOUT is utilized in daisy chain operation and is

connected directly to a DIN pin on another DAC108S085. Data is not

16 2 DOUT Digital Output available at DOUT unless SYNC remains low for more than 16 SCLK

cycles.

Exposed die attach pad can be connected to ground or left floating.

PAD

17 Ground Soldering the pad to the PCB offers optimal thermal performance

(WQFN only) and enhances package self-alignment during reflow.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

Product Folder Links: DAC108S085

I/O

GND

TO INTERNAL

CIRCUITRY

DAC108S085

SNAS423B –AUGUST 2007–REVISED MARCH 2013

www.ti.com

Absolute Maximum Ratings(1)(2)(3)

Supply Voltage, VA6.5V

Voltage on any Input Pin −0.3V to 6.5V

Input Current at Any Pin(4) 10 mA

Package Input Current(4) 30 mA

Power Consumption at TA= 25°C See(5)

Human Body Model 2500V

ESD Susceptibility(6) Machine Model 250V

Charge Device Mode 1000V

Junction Temperature +150°C

Storage Temperature −65°C to +150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for

which the device is functional, but do not specify specific performance limits. For ensured specifications and test conditions, see the

Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may

degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating

Ratings is not recommended.

(2) All voltages are measured with respect to GND = 0V, unless otherwise specified.

(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and

specifications.

(4) When the input voltage at any pin exceeds 5.5V or is less than GND, the current at that pin should be limited to 10 mA. The 30 mA

maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10

mA to three.

(5) The absolute maximum junction temperature (TJmax) for this device is 150°C. The maximum allowable power dissipation is dictated by

TJmax, the junction-to-ambient thermal resistance (θJA), and the ambient temperature (TA), and can be calculated using the formula

PDMAX = (TJmax −TA) / θJA. The values for maximum power dissipation will be reached only when the device is operated in a severe

fault condition (e.g., when input or output pins are driven beyond the operating ratings, or the power supply polarity is reversed). Such

conditions should always be avoided.

(6) Human body model is 100 pF capacitor discharged through a 1.5 kΩresistor. Machine model is 220 pF discharged through 0 Ω. Charge

device model simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated assembler) then

rapidly being discharged.

Operating Ratings(1)(2)

Operating Temperature Range −40°C ≤TA≤+125°C

Supply Voltage, VA+2.7V to 5.5V

Reference Voltage, VREF1,2 +0.5V to VA

Digital Input Voltage(3) 0.0V to 5.5V

Output Load 0 to 1500 pF

SCLK Frequency Up to 40 MHz

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for

which the device is functional, but do not specify specific performance limits. For ensured specifications and test conditions, see the

Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may

degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating

Ratings is not recommended.

(2) All voltages are measured with respect to GND = 0V, unless otherwise specified.

(3) The inputs are protected as shown below. Input voltage magnitudes up to 5.5V, regardless of VA, will not cause errors in the conversion

result. For example, if VAis 3V, the digital input pins can be driven with a 5V logic device.

Product Folder Links: DAC108S085

DAC108S085

www.ti.com

SNAS423B –AUGUST 2007–REVISED MARCH 2013

Package Thermal Resistances(1)(2)

Package θJA

16-Lead WQFN 38°C/W

16-Lead TSSOP 130°C/W

(1) Soldering process must comply with Texas Instruments' Reflow Temperature Profile specifications. Refer to

http://www.ti.com/packaging.

(2) Reflow temperature profiles are different for lead-free packages.

Electrical Characteristics

The following specifications apply for VA= +2.7V to +5.5V, VREF1 = VREF2 = VA, CL= 200 pF to GND, fSCLK = 30 MHz, input

code range 12 to 1011. Boldface limits apply for TMIN ≤TA≤TMAX and all other limits are at TA= 25°C, unless otherwise

specified. Units

Symbol Parameter Conditions Typical Limits(1) (Limits)

STATIC PERFORMANCE

Resolution 10 Bits (min)

Monotonicity 10 Bits (min)

INL Integral Non-Linearity ±0.5 ±2 LSB (max)

+0.08 +0.35 LSB (max)

DNL Differential Non-Linearity −0.04 −0.2 LSB (min)

ZE Zero Code Error IOUT = 0 +5 +15 mV (max)

FSE Full-Scale Error IOUT = 0 −0.1 −0.75 % FSR (max)

GE Gain Error −0.2 −1.0 % FSR (max)

ZCED Zero Code Error Drift −20 µV/°C

TC GE Gain Error Tempco −1.0 ppm/°C

OUTPUT CHARACTERISTICS

0V (min)

Output Voltage Range VREF1,2 V (max)

High-Impedance Output Leakage

IOZ ±1 µA (max)

Current(2)

VA= 3V, IOUT = 200 µA 10 mV

VA= 3V, IOUT = 1 mA 45 mV

ZCO Zero Code Output VA= 5V, IOUT = 200 µA 8 mV

VA= 5V, IOUT = 1 mA 34 mV

VA= 3V, IOUT = 200 µA 2.984 V

VA= 3V, IOUT = 1 mA 2.933 V

FSO Full Scale Output VA= 5V, IOUT = 200 µA 4.987 V

VA= 5V, IOUT = 1 mA 4.955 V

VA= 3V, VOUT = 0V, Input Code = 3FFh −50 mA

Output Short Circuit Current

IOS (source)(3) VA= 5V, VOUT = 0V, Input Code = 3FFh −60 mA

VA= 3V, VOUT = 3V, Input Code = 000h 50 mA

Output Short Circuit Current

IOS (sink)(3) VA= 5V, VOUT = 5V, Input Code = 000h 70 mA

TA= 105°C 10 mA (max)

Continuous Output Current per

IOchannel(2) TA= 125°C 6.5 mA (max)

RL=∞1500 pF

CLMaximum Load Capacitance RL= 2kΩ1500 pF

ZOUT DC Output Impedance 8 Ω

(1) Test limits are specified to AOQL (Average Outgoing Quality Level).

(2) This parameter is specified by design and/or characterization and is not tested in production.

(3) This parameter does not represent a condition which the DAC can sustain continuously. See the continuous output current specification

for the maximum DAC output current per channel.

Product Folder Links: DAC108S085

DAC108S085

SNAS423B –AUGUST 2007–REVISED MARCH 2013

www.ti.com

Electrical Characteristics (continued)

The following specifications apply for VA= +2.7V to +5.5V, VREF1 = VREF2 = VA, CL= 200 pF to GND, fSCLK = 30 MHz, input

code range 12 to 1011. Boldface limits apply for TMIN ≤TA≤TMAX and all other limits are at TA= 25°C, unless otherwise

specified. Units

Symbol Parameter Conditions Typical Limits(1) (Limits)

REFERENCE INPUT CHARACTERISTICS

Input Range Minimum 0.5 2.7 V (min)

VREF1,2 Input Range Maximum VAV (max)

Input Impedance 30 kΩ

LOGIC INPUT CHARACTERISTICS

IIN Input Current(4) ±1 µA (max)

VA= 2.7V to 3.6V 1.0 0.6 V (max)

VIL Input Low Voltage VA= 4.5V to 5.5V 1.1 0.8 V (max)

VA= 2.7V to 3.6V 1.4 2.1 V (min)

VIH Input High Voltage VA= 4.5V to 5.5V 2.0 2.4 V (min)

CIN Input Capacitance(4) 3pF (max)

POWER REQUIREMENTS

Supply Voltage Minimum 2.7 V (min)

VASupply Voltage Maximum 5.5 V (max)

VA= 2.7V to 3.6V 460 585 µA (max)

Normal Supply Current for supply fSCLK = 30 MHz,

pin VAoutput unloaded VA= 4.5V to 5.5V 650 855 µA (max)

INVA= 2.7V to 3.6V 95 135 µA (max)

Normal Supply Current for VREF1 or fSCLK = 30 MHz,

VREF2 output unloaded VA= 4.5V to 5.5V 160 225 µA (max)

VA= 2.7V to 3.6V 370 µA

Static Supply Current for supply pin fSCLK = 0,

VAoutput unloaded VA= 4.5V to 5.5V 440 µA

IST VA= 2.7V to 3.6V 95 µA

Static Supply Current for VREF1 or fSCLK = 0,

VREF2 output unloaded VA= 4.5V to 5.5V 160 µA

fSCLK = 30 MHz, VA= 2.7V to 3.6V 0.2 1.5 µA (max)

SYNC = VAand DIN =

0V after PD mode VA= 4.5V to 5.5V 0.5 3.0 µA (max)

Total Power Down Supply Current loaded

IPD for all PD Modes(4) fSCLK = 0, SYNC = VAVA= 2.7V to 3.6V 0.1 1.0 µA (max)

and DIN = 0V after PD VA= 4.5V to 5.5V 0.2 2.0 µA (max)

mode loaded VA= 2.7V to 3.6V 1.95 3.1 mW (max)

fSCLK = 30 MHz

output unloaded VA= 4.5V to 5.5V 4.85 7.2 mW (max)

Total Power Consumption (output

PNunloaded) VA= 2.7V to 3.6V 1.68 mW

fSCLK = 0

output unloaded VA= 4.5V to 5.5V 3.80 mW

fSCLK = 30 MHz, VA= 2.7V to 3.6V 0.6 5.4 µW (max)

SYNC = VAand DIN =

0V after PD mode VA= 4.5V to 5.5V 2.5 16.5 µW (max)

Total Power Consumption in all PD loaded

PPD Modes(4) fSCLK = 0, SYNC = VAVA= 2.7V to 3.6V 0.3 3.6 µW (max)

and DIN = 0V after PD VA= 4.5V to 5.5V 1 11 µW (max)

mode loaded

(4) This parameter is specified by design and/or characterization and is not tested in production.

Product Folder Links: DAC108S085

DB15 DB0

SCLK

DIN

SYNC

tSYNC

tDS

tDH

tCL tCH

1 / fSCLK

tSH

1 2 13 14 15 16

tSS

DAC108S085

www.ti.com

SNAS423B –AUGUST 2007–REVISED MARCH 2013

A.C. and Timing Characteristics

The following specifications apply for VA= +2.7V to +5.5V, VREF1,2 = VA, CL= 200 pF to GND, fSCLK = 30 MHz, input code

range 12 to 1011. Boldface limits apply for TMIN ≤TA≤TMAX and all other limits are at TA= 25°C, unless otherwise

specified. Limits Units

Symbol Parameter Conductions Typical (1) (Limits)

fSCLK SCLK Frequency 40 30 MHz (max)

100h to 300h code change

tsOutput Voltage Settling Time(2) 4.5 6.0 µs (max)

RL= 2kΩ, CL= 200 pF

SR Output Slew Rate 1 V/µs

GI Glitch Impulse Code change from 200h to 1FFh 40 nV-sec

DF Digital Feedthrough 0.5 nV-sec

DC Digital Crosstalk 0.5 nV-sec

CROSS DAC-to-DAC Crosstalk 1 nV-sec

MBW Multiplying Bandwidth VREF1,2 = 2.5V ± 2Vpp 360 kHz

ONSD Output Noise Spectral Density DAC Code = 200h, 10kHz 40 nV/sqrt(Hz)

ON Output Noise BW = 30kHz 14 µV

VA= 3V 3 µsec

tWU Wake-Up Time VA= 5V 20 µsec

1/fSCLK SCLK Cycle Time 25 33 ns (min)

tCH SCLK High time 7 10 ns (min)

tCL SCLK Low Time 7 10 ns (min)

310 ns (min)

SYNC Set-up Time prior to SCLK

tSS Falling Edge 1 / fSCLK - 3 ns (max)

Data Set-Up Time prior to SCLK Falling

tDS 1.0 2.5 ns (min)

Edge

Data Hold Time after SCLK Falling

tDH 1.0 2.5 ns (min)

Edge 03ns (min)

SYNC Hold Time after the 16th falling

tSH edge of SCLK 1 / fSCLK - 3 ns (max)

tSYNC SYNC High Time 5 15 ns (min)

(1) Test limits are specified to AOQL (Average Outgoing Quality Level).

(2) This parameter is specified by design and/or characterization and is not tested in production.

Timing Diagrams

Figure 1. Serial Timing Diagram

Product Folder Links: DAC108S085

DAC108S085

SNAS423B –AUGUST 2007–REVISED MARCH 2013

www.ti.com

Specification Definitions

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1

LSB, which is VREF / 1024 = VA/ 1024.

DAC-to-DAC CROSSTALK is the glitch impulse transferred to a DAC output in response to a full-scale change

in the output of another DAC.

DIGITAL CROSSTALK is the glitch impulse transferred to a DAC output at mid-scale in response to a full-scale

change in the input register of another DAC.

DIGITAL FEEDTHROUGH is a measure of the energy injected into the analog output of the DAC from the digital

inputs when the DAC outputs are not updated. It is measured with a full-scale code change on the data bus.

FULL-SCALE ERROR is the difference between the actual output voltage with a full scale code (3FFh) loaded

into the DAC and the value of VAx 1023 / 1024.

GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated from Zero and

Full-Scale Errors as GE = FSE - ZE, where GE is Gain error, FSE is Full-Scale Error and ZE is Zero Error.

GLITCH IMPULSE is the energy injected into the analog output when the input code to the DAC register

changes. It is specified as the area of the glitch in nanovolt-seconds.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a straight line

through the input to output transfer function. The deviation of any given code from this straight line is measured

from the center of that code value. The end point method is used. INL for this product is specified over a limited

range, per the Electrical Tables.

LEAST SIGNIFICANT BIT (LSB) is the bit that has the smallest value or weight of all bits in a word. This value is

LSB = VREF / 2n(1)

where VREF is the supply voltage for this product, and "n" is the DAC resolution in bits, which is 10 for the

DAC108S085.

MAXIMUM LOAD CAPACITANCE is the maximum capacitance that can be driven by the DAC with output

stability maintained.

MONOTONICITY is the condition of being monotonic, where the DAC has an output that never decreases when

the input code increases.

MOST SIGNIFICANT BIT (MSB) is the bit that has the largest value or weight of all bits in a word. Its value is

1/2 of VA.

MULTIPLYING BANDWIDTH is the frequency at which the output amplitude falls 3dB below the input sine wave

on VREF1,2 with the DAC code at full-scale.

NOISE SPECTRAL DENSITY is the internally generated random noise. It is measured by loading the DAC to

mid-scale and measuring the noise at the output.

POWER EFFICIENCY is the ratio of the output current to the total supply current. The output current comes from

the power supply. The difference between the supply and output currents is the power consumed by the device

without a load.

SETTLING TIME is the time for the output to settle to within 1/2 LSB of the final value after the input code is

updated.

TOTAL HARMONIC DISTORTION PLUS NOISE (THD+N) is the ratio of the harmonics plus the noise present at

the output of the DACs to the rms level of an ideal sine wave applied to VREF1,2 with the DAC code at mid-scale.

WAKE-UP TIME is the time for the output to exit power-down mode. This is the time from the rising edge of

SYNC to when the output voltage deviates from the power-down voltage of 0V.

ZERO CODE ERROR is the output error, or voltage, present at the DAC output after a code of 000h has been

entered.

Product Folder Links: DAC108S085

OUTPUT

VOLTAGE

DIGITAL INPUT CODE

00 1023

FSE

GE = FSE - ZE

FSE = GE + ZE

1023 x VA

1024

DAC108S085

www.ti.com

SNAS423B –AUGUST 2007–REVISED MARCH 2013

Transfer Characteristic

Figure 2. Input / Output Transfer Characteristic

Product Folder Links: DAC108S085

DAC108S085

SNAS423B –AUGUST 2007–REVISED MARCH 2013

www.ti.com

Typical Performance Characteristics

VA= +2.7V to +5.5V, VREF1,2 = VA, fSCLK = 30 MHz, TA= 25°C, unless otherwise stated

INL vs Code DNL vs Code

Figure 3. Figure 4.

INL/DNL vs VREF INL/DNL vs fSCLK

Figure 5. Figure 6.

INL/DNL vs VAINL/DNL vs Temperature

Figure 7. Figure 8.

Product Folder Links: DAC108S085

DAC108S085

www.ti.com

SNAS423B –AUGUST 2007–REVISED MARCH 2013

Typical Performance Characteristics (continued)

VA= +2.7V to +5.5V, VREF1,2 = VA, fSCLK = 30 MHz, TA= 25°C, unless otherwise stated

Zero Code Error vs. VAZero Code Error vs. VREF

Figure 9. Figure 10.

Zero Code Error vs. fSCLK Zero Code Error vs. Temperature

Figure 11. Figure 12.

Full-Scale Error vs. VAFull-Scale Error vs. VREF

Figure 13. Figure 14.

Product Folder Links: DAC108S085

DAC108S085

SNAS423B –AUGUST 2007–REVISED MARCH 2013

www.ti.com

Typical Performance Characteristics (continued)

VA= +2.7V to +5.5V, VREF1,2 = VA, fSCLK = 30 MHz, TA= 25°C, unless otherwise stated

Full-Scale Error vs. fSCLK Full-Scale Error vs. Temperature

Figure 15. Figure 16.

IVA vs. VAIVA vs. Temperature

Figure 17. Figure 18.

IVREF vs. VREF IVREF vs. Temperature

Figure 19. Figure 20.

Product Folder Links: DAC108S085

DAC108S085

www.ti.com

SNAS423B –AUGUST 2007–REVISED MARCH 2013

Typical Performance Characteristics (continued)

VA= +2.7V to +5.5V, VREF1,2 = VA, fSCLK = 30 MHz, TA= 25°C, unless otherwise stated

Settling Time Glitch Response

Figure 21. Figure 22.

Wake-Up Time DAC-to-DAC Crosstalk

Figure 23. Figure 24.

Power-On Reset Multiplying Bandwidth

Figure 25. Figure 26.

Product Folder Links: DAC108S085

VOUT

10 BIT DAC

REF

10 BUFFER

DAC

VREF

VOUT

S2 n

S2 n-1

S2 n-2

DAC108S085

SNAS423B –AUGUST 2007–REVISED MARCH 2013

www.ti.com

FUNCTIONAL DESCRIPTION

DAC ARCHITECTURE

The DAC108S085 is fabricated on a CMOS process with an architecture that consists of switches and resistor

strings that are followed by an output buffer. The reference voltages are externally applied at VREF1 for DAC

channels A through D and VREF2 for DAC channels E through H.

For simplicity, a single resistor string is shown in Figure 27. This string consists of 1024 equal valued resistors

with a switch at each junction of two resistors, plus a switch to ground. The code loaded into the DAC register

determines which switch is closed, connecting the proper node to the amplifier. The input coding is straight

binary with an ideal output voltage of:

VOUTA,B,C,D = VREF1 x (D / 1024) (2)

VOUTE,F,G,H = VREF2 x (D / 1024)

where

• D is the decimal equivalent of the binary code that is loaded into the DAC register (3)

D can take on any value between 0 and 1023. This configuration ensures that the DAC is monotonic.

Figure 27. DAC Resistor String

Since all eight DAC channels of the DAC108S085 can be controlled independently, each channel consists of a

DAC register and a 10-bit DAC. Figure 28 is a simple block diagram of an individual channel in the

DAC108S085. Depending on the mode of operation, data written into a DAC register causes the 10-bit DAC

output to be updated or an additional command is required to update the DAC output. Further description of the

modes of operation can be found in the Serial Interface description.

Figure 28. Single Channel Block Diagram

Product Folder Links: DAC108S085

SCLK

SYNC

tSS

117

tSH

1615

DAC108S085

www.ti.com

SNAS423B –AUGUST 2007–REVISED MARCH 2013

OUTPUT AMPLIFIERS

The output amplifiers are rail-to-rail, providing an output voltage range of 0V to VAwhen the reference is VA. All

amplifiers, even rail-to-rail types, exhibit a loss of linearity as the output approaches the supply rails (0V and VA,

in this case). For this reason, linearity is specified over less than the full output range of the DAC. However, if the

reference is less than VA, there is only a loss in linearity in the lowest codes.

The output amplifiers are capable of driving a load of 2 kΩin parallel with 1500 pF to ground or to VA. The zero-

code and full-scale outputs for given load currents are available in the Electrical Characteristics.

REFERENCE VOLTAGE

The DAC108S085 uses dual external references, VREF1 and VREF2, that are shared by channels A, B, C, D and

channels E, F, G, H respectively. The reference pins are not buffered and have an input impedance of 30 kΩ. It

is recommended that VREF1 and VREF2 be driven by voltage sources with low output impedance. The reference

voltage range is 0.5V to VA, providing the widest possible output dynamic range.

SERIAL INTERFACE

The three-wire interface is compatible with SPI™, QSPI and MICROWIRE, as well as most DSPs and operates

at clock rates up to 40 MHz. A valid serial frame contains 16 falling edges of SCLK. See the Timing Diagrams for

information on a write sequence.

A write sequence begins by bringing the SYNC line low. Once SYNC is low, the data on the DIN line is clocked

into the 16-bit serial input register on the falling edges of SCLK. To avoid mis-clocking data into the shift register,

it is critical that SYNC not be brought low on a falling edge of SCLK (see minimum and maximum setup times for

SYNC in the Timing Characteristics and Figure 29). On the 16th falling edge of SCLK, the last data bit is clocked

into the register. The write sequence is concluded by bringing the SYNC line high. Once SYNC is high, the

programmed function (a change in the DAC channel address, mode of operation and/or register contents) is

executed. To avoid mis-clocking data into the shift register, it is critical that SYNC be brought high between the

16th and 17th falling edges of SCLK (see minimum and maximum hold times for SYNC in the Timing

Characteristics and Figure 29).

Figure 29. CS Setup and Hold Times

If SYNC is brought high before the 15th falling edge of SCLK, the write sequence is aborted and the data that

has been shifted into the input register is discarded. If SYNC is held low beyond the 17th falling edge of SCLK,

the serial data presented at DIN will begin to be output on DOUT. More information on this mode of operation can

be found in Daisy Chain Operation. In either case, SYNC must be brought high for the minimum specified time

before the next write sequence is initiated with a falling edge of SYNC.

Since the DIN buffer draws more current when it is high, it should be idled low between write sequences to

minimize power consumption. On the other hand, SYNC should be idled high to avoid the activation of daisy

chain operation where DOUT is active.

Product Folder Links: DAC108S085

DAC 3

DIN1

SYNC

DAC 2 DAC 1

DAC 3 DAC 2

DAC 3

DIN2/DOUT1

DIN3/DOUT2

Data Loaded into the DACs

48 SCLK Cycles (16 X 3)

15th SCLK Cycle 31st SCLK Cycle

DAC 1

SCLK

DIN

SYNC

DOUT

DAC 2

SCLK

DIN

SYNC

DOUT

DAC 3

SCLK

DIN

SYNC

DOUT

SCLK

DIN

SYNC

DAC108S085

SNAS423B –AUGUST 2007–REVISED MARCH 2013

www.ti.com

DAISY CHAIN OPERATION

Daisy chain operation allows communication with any number of DAC108S085s using a single serial interface.

As long as the correct number of data bits are input in a write sequence (multiple of sixteen bits), a rising edge of

SYNC will properly update all DACs in the system.

To support multiple devices in a daisy chain configuration, SCLK and SYNC are shared across all DAC108S085s

and DOUT of the first DAC in the chain is connected to DIN of the second. Figure 30 shows three DAC108S085s

connected in daisy chain fashion. Similar to a single channel write sequence, the conversion for a daisy chain

operation begins on a falling edge of SYNC and ends on a rising edge of SYNC. A valid write sequence for n

devices in a chain requires n times 16 falling edges to shift the entire input data stream through the chain. Daisy

chain operation is specifed for a maximum SCLK speed of 30MHz.

Figure 30. Daisy Chain Configuration

The serial data output pin, DOUT, is available on the DAC108S085 to allow daisy-chaining of multiple

DAC108S085 devices in a system. In a write sequence, DOUT remains low for the first fourteen falling edges of

SCLK before going high on the fifteenth falling edge. Subsequently, the next sixteen falling edges of SCLK will

output the first sixteen data bits entered into DIN.Figure 31 shows the timing of three DAC108S085s in

Figure 30. In this instance, It takes forty-eight falling edges of SCLK followed by a rising edge of SYNC to load all

three DAC108S085s with the appropriate register data. On the rising edge of SYNC, the programmed function is

executed in each DAC108S085 simultaneously.

Figure 31. Daisy Chain Timing Diagram

Product Folder Links: DAC108S085

DAC108S085

www.ti.com

SNAS423B –AUGUST 2007–REVISED MARCH 2013

SERIAL INPUT REGISTER

The DAC108S085 has two modes of operation plus a few special command operations. The two modes of

operation are Write Register Mode (WRM) and Write Through Mode (WTM). For the rest of this document, these

modes will be referred to as WRM and WTM. The special command operations are separate from WRM and

WTM because they can be called upon regardless of the current mode of operation. The mode of operation is

controlled by the first four bits of the control register, DB15 through DB12. See Table 1 for a detailed summary.

Table 1. Write Register and Write Through Modes

DB[15:12] DB[11:0] Description of Mode

WRM: The registers of each DAC Channel can be written to without causing

1000 XXXXXXXXXXXX their outputs to change.

1 0 0 1 X X X X X X X X X X X X WTM: Writing data to a channel's register causes the DAC output to change.

When the DAC108S085 first powers up, the DAC is in WRM. In WRM, the registers of each individual DAC

channel can be written to without causing the DAC outputs to be updated. This is accomplished by setting DB15

to "0", specifying the DAC register to be written to in DB[14:12], and entering the new DAC register setting in

DB[11:0] (see Table 2).The DAC108S085 remains in WRM until the mode of operation is changed to WTM. The

mode of operation is changed from WRM to WTM by setting DB[15:12] to "1001". Once in WTM, writing data to a

DAC channel's register causes the DAC's output to be updated as well. Changing a DAC channel's register in

WTM is accomplished in the same manner as it is done in WRM. However, in WTM the DAC's register and

output are updated at the completion of the command (see Table 2). Similarly, the DAC108S085 remains in

WTM until the mode of operation is changed to WRM by setting DB[15:12] to "1000".

Table 2. Commands Impacted by WRM and WTM

DB15 DB[14:12] DB[11:0] Description of Mode

WRM: D[11:0] written to ChA's data register only

0 0 0 0 D11 D10 ... D2 X X WTM: ChA's output is updated by data in D[11:0]

WRM: D[11:0] written to ChB's data register only

0 0 0 1 D11 D10 ... D2 X X WTM: ChB's output is updated by data in D[11:0]

WRM: D[11:0] written to ChC's data register only

0 0 1 0 D11 D10 ... D2 X X WTM: ChC's output is updated by data in D[11:0]

WRM: D[11:0] written to ChD's data register only

0 0 1 1 D11 D10 ... D2 X X WTM: ChD's output is updated by data in D[11:0]

WRM: D[11:0] written to ChE's data register only

0 1 0 0 D11 D10 ... D2 X X WTM: ChE's output is updated by data in D[11:0]

WRM: D[11:0] written to ChF's data register only

0 1 0 1 D11 D10 ... D2 X X WTM: ChF's output is updated by data in D[11:0]

WRM: D[11:0] written to ChG's data register only

0 1 1 0 D11 D10 ... D2 X X WTM: ChG's output is updated by data in D[11:0]

WRM: D[11:0] written to ChH's data register only

0 1 1 1 D11 D10 ... D2 X X WTM: ChH's output is updated by data in D[11:0]

As mentioned previously, the special command operations can be exercised at any time regardless of the mode

of operation. There are three special command operations. The first command is exercised by setting data bits

DB[15:12] to "1010". This allows a user to update multiple DAC outputs simultaneously to the values currently

loaded in their respective control registers. This command is valuable if the user wants each DAC output to be at

a different output voltage but still have all the DAC outputs change to their appropriate values simultaneously

(see Table 3).

The second special command allows the user to alter the DAC output of channel A with a single write frame.

This command is exercised by setting data bits DB[15:12] to "1011" and data bits DB[11:0] to the desired control

current control register values as well. A user may choose to exercise this command to save a write sequence.

For example, the user may wish to update several DAC outputs simultaneously, including channel A. In order to

Product Folder Links: DAC108S085

DAC108S085

SNAS423B –AUGUST 2007–REVISED MARCH 2013

www.ti.com

accomplish this task in the minimum number of write frames, the user would alter the control register values of all

the DAC channels except channel A while operating in WRM. The last write frame would be used to exercise the

special command "Channel A Write Mode". In addition to updating channel A's control register and output to a

new value, all of the other channels would be updated as well. At the end of this sequence of write frames, the

DAC108S085 would still be operating in WRM (see Table 3).

The third special command allows the user to set all the DAC control registers and outputs to the same level.

This command is commonly referred to as "broadcast" mode since the same data bits are being broadcast to all

of the channels simultaneously. This command is exercised by setting data bits DB[15:12] to "1100" and data bits

DB[11:0] to the value that the user wishes to broadcast to all the DAC control registers. Once the command is

exercised, each DAC output is updated by the new control register value. This command is frequently used to set

all the DAC outputs to some known voltage such as 0V, VREF/2, or Full Scale. A summary of the commands can

be found in Table 3.

Table 3. Special Command Operations

DB[15:12] DB[11:0] Description of Mode

Update Select: The DAC outputs of the channels selected with a "1" in

1 0 1 0 X X X X H G F E D C B A DB[7:0] are updated simultaneously to the values in their respective control

registers.

Channel A Write: Channel A's control register and DAC output are updated to

1 0 1 1 D11 D10 ... D3 D2 X X the data in DB[11:0]. The outputs of the other seven channels are also

updated according to their respective control register values.

Broadcast: The data in DB[11:0] is written to all channels' control register and

1 1 0 0 D11 D10 ... D3 D2 X X DAC output simultaneously.

POWER-ON RESET

The power-on reset circuit controls the output voltages of the eight DACs during power-up. Upon application of

power, the DAC registers are filled with zeros and the output voltages are set to 0V. The outputs remain at 0V

until a valid write sequence is made.

POWER-DOWN MODES

The DAC108S085 has three power-down modes where different output terminations can be selected (see

Table 4). With all channels powered down, the supply current drops to 0.1 µA at 3V and 0.2 µA at 5V. By

selecting the channels to be powered down in DB[7:0] with a "1", individual channels can be powered down

separately or multiple channels can be powered down simultaneously. The three different output terminations

include high output impedance, 100k ohm to ground, and 2.5k ohm to ground.

The output amplifiers, resistor strings, and other linear circuitry are all shut down in any of the power-down

modes. The bias generator, however, is only shut down if all the channels are placed in power-down mode. The

contents of the DAC registers are unaffected when in power-down. Therefore, each DAC register maintains its

value prior to the DAC108S085 being powered down unless it is changed during the write sequence which

instructed it to recover from power down. Minimum power consumption is achieved in the power-down mode with

SYNC idled high, DIN idled low, and SCLK disabled. The time to exit power-down (Wake-Up Time) is typically 3

µsec at 3V and 20 µsec at 5V.

Table 4. Power-Down Modes

DB[15:12] DB[11:8] 7 6 5 4 3 2 1 0 Output Impedance

1 1 0 1 X X X X H G F E D C B A High-Z outputs

1 1 1 0 X X X X H G F E D C B A 100 kΩoutputs

1 1 1 1 X X X X H G F E D C B A 2.5 kΩoutputs

Applications Information

EXAMPLES PROGRAMMING THE DAC108S085

This section will present the step-by-step instructions for programming the serial input register.

Product Folder Links: DAC108S085

DAC108S085

www.ti.com

SNAS423B –AUGUST 2007–REVISED MARCH 2013

Updating DAC Outputs Simultaneously

When the DAC108S085 is first powered on, the DAC is operating in Write Register Mode (WRM). Operating in

WRM allows the user to program the registers of multiple DAC channels without causing the DAC outputs to be

updated. As an example, here are the steps for setting Channel A to a full scale output, Channel B to three-

quarters full scale, Channel C to half-scale, Channel D to one-quarter full scale and having all the DAC outputs

update simultaneously.

As stated previously, the DAC108S085 powers up in WRM. If the device was previously operating in Write

Through Mode (WTM), an extra step to set the DAC into WRM would be required. First, the DAC registers need

to be programmed to the desired values. To set Channel A to an output of full scale, write "0FFC" to the control

Channel B to an output of three-quarters full scale by writing "1C00" to the control register. This will update the

data register for Channel B. Once again, the output of Channel B and Channel A will not be updated since the

DAC is operating in WRM. Third, set Channel C to half scale by writing "2800" to the control register. Fourth, set

Channel D to one-quarter full scale by writing "3400" to the control register. Finally, update all four DAC channels

simultaneously by writing "A00F" to the control register. This procedure allows the user to update four channels

simultaneously with five steps.

Since Channel A was one of the DACs to be updated, one command step could have been saved by writing to

Channel A last. This is accomplished by writing to Channel B, C, and D first and using the the special command

"Channel A Write" to update Channel A's DAC register and output. This special command has the added benefit

of updating all DAC outputs while updating Channel A. With this sequence of commands, the user was able to

update four channels simultaneously with four steps. A summary of this command can be found in Table 3.

Updating DAC Outputs Independently

If the DAC108S085 is currently operating in WRM, change the mode of operation to WTM by writing "9XXX" to

the control register. Once the DAC is operating in WTM, any DAC channel can be updated in one step. For

example, if a design required Channel G to be set to half scale, the user can write "6800" to the control register

and Channel G's data register and DAC output will be updated. Similarly, if Channel F's output needed to be set

to full scale, "5FFC" would need to be written to the control register. Channel A is the only channel that has a

special command that allows its DAC output to be updated in one command regardless of the mode of operation.

Setting Channel A's DAC output to full scale could be accomplished in one step by writing "BFFF" to the control

USING REFERENCES AS POWER SUPPLIES

While the simplicity of the DAC108S085 implies ease of use, it is important to recognize that the path from the

reference input (VREF1,2) to the DAC outputs will have zero Power Supply Rejection Ratio (PSRR). Therefore, it is

necessary to provide a noise-free supply voltage to VREF1,2. In order to utilize the full dynamic range of the

DAC108S085, the supply pin (VA) and VREF1,2 can be connected together and share the same supply voltage.

Since the DAC108S085 consumes very little power, a reference source may be used as the reference input

and/or the supply voltage. The advantages of using a reference source over a voltage regulator are accuracy and

stability. Some low noise regulators can also be used. Listed below are a few reference and power supply

options for the DAC108S085.

LM4132

The LM4132, with its ±0.05% accuracy over temperature, is a good choice as a reference source for the

DAC108S085. The 4.096V version is useful if a 0V to 4.095V output range is desirable. Bypassing the LM4132

voltage input pin with a 4.7µF capacitor and the voltage output pin with a 4.7µF capacitor will improve stability

and reduce output noise. The LM4132 comes in a space-saving 5-pin SOT23.

Product Folder Links: DAC108S085

LM4050-4.1

LM4050-5.0

VOUT = 0V

to 5V

1 PF

Input

Voltage

RVZ

DAC108S085

DIN

SCLK

SYNC

VA VREF1,2

0.1 PF

IDAC

LM4132-4.1

DAC108S085

DIN

SCLK

SYNC VOUT = 0V

to 4.095V

4.7 PFC2

4.7 PF

Input

Voltage

VA VREF1,2

0.1 PF

DAC108S085

SNAS423B –AUGUST 2007–REVISED MARCH 2013

www.ti.com

Figure 32. The LM4132 as a power supply

LM4050

Available with accuracy of ±0.1%, the LM4050 shunt reference is also a good choice as a reference for the

DAC108S085. It is available in 4.096V and 5V versions and comes in a space-saving 3-pin SOT23.

Figure 33. The LM4050 as a power supply

The minimum resistor value in the circuit of must be chosen such that the maximum current through the LM4050

does not exceed its 15 mA rating. The conditions for maximum current include the input voltage at its maximum,

the LM4050 voltage at its minimum, and the DAC108S085 drawing zero current. The maximum resistor value

must allow the LM4050 to draw more than its minimum current for regulation plus the maximum DAC108S085

current in full operation. The conditions for minimum current include the input voltage at its minimum, the LM4050

voltage at its maximum, the resistor value at its maximum due to tolerance, and the DAC108S085 draws its

maximum current. These conditions can be summarized as

R(min) = ( VIN(max) −VZ(min) ) /IZ(max) (4)

and R(max) = ( VIN(min) −VZ(max) ) / ( (IDAC(max) + IZ(min) )

where

• VZ(min) and VZ(max) are the nominal LM4050 output voltages ± the LM4050 output tolerance over

temperature

• IZ(max) is the maximum allowable current through the LM4050, IZ(min) is the minimum current required by the

LM4050 for proper regulation

• IDAC(max) is the maximum DAC108S085 supply current (5)

LP3985

The LP3985 is a low noise, ultra low dropout voltage regulator with a ±3% accuracy over temperature. It is a

good choice for applications that do not require a precision reference for the DAC108S085. It comes in 3.0V,

3.3V and 5V versions, among others, and sports a low 30 µV noise specification at low frequencies. Since low

frequency noise is relatively difficult to filter, this specification could be important for some applications. The

LP3985 comes in a space-saving 5-pin SOT-23 and 5-bump DSBGA packages.

Product Folder Links: DAC108S085

LP2980

4.7 PF

Input

Voltage

ON /OFF

VIN VOUT

VOUT = 0V

to 5V

DAC108S085

DIN

SCLK

SYNC

VA VREF1,2

0.1 PF

LP3985-5.0

1 PF1 PF

Input

Voltage

0.01 PF

VOUT = 0V

to 5V

DAC108S085

DIN

SCLK

SYNC

VA VREF1,2

0.1 PF

DAC108S085

www.ti.com

SNAS423B –AUGUST 2007–REVISED MARCH 2013

Figure 34. Using the LP3985 regulator

An input capacitance of 1.0µF without any ESR requirement is required at the LP3985 input, while a 1.0µF

ceramic capacitor with an ESR requirement of 5mΩto 500mΩis required at the output. Careful interpretation

and understanding of the capacitor specification is required to ensure correct device operation.

LP2980

The LP2980 is an ultra low dropout regulator with a ±0.5% or ±1.0% accuracy over temperature, depending upon

grade. It is available in 3.0V, 3.3V and 5V versions, among others.

Figure 35. Using the LP2980 regulator

Like any low dropout regulator, the LP2980 requires an output capacitor for loop stability. This output capacitor

must be at least 1.0µF over temperature, but values of 2.2µF or more will provide even better performance. The

ESR of this capacitor should be within the range specified in the LP2980 data sheet. Surface-mount solid

tantalum capacitors offer a good combination of small size and low ESR. Ceramic capacitors are attractive due to

their small size but generally have ESR values that are too low for use with the LP2980. Aluminum electrolytic

capacitors are typically not a good choice due to their large size and high ESR values at low temperatures.

Product Folder Links: DAC108S085

SYNC VOUT

0.1 PF

10 PF+

R1R2

+5V

R3 (= R1)

Load

LMV710

VREF

DAC108S085

DIN

SCLK

DAC108S085

DIN

SCLK

SYNC VOUT

0.1 PF

10 PF+

+5V

-5V

+5V

±5V

10 pF

VA / VREF1,2

DAC108S085

SNAS423B –AUGUST 2007–REVISED MARCH 2013

www.ti.com

BIPOLAR OPERATION

The DAC108S085 is designed for single supply operation and thus has a unipolar output. However, a bipolar

output may be achieved with the circuit in. This circuit will provide an output voltage range of ±5 Volts. A rail-to-

rail amplifier should be used if the amplifier supplies are limited to ±5V.

Figure 36. Bipolar Operation

The output voltage of this circuit for any code is found to be

VO= (VAx (D / 1024) x ((R1 + R2) / R1) - VAx R2 / R1) (6)

VO= (10 x D / 1024) - 5V

where

• D is the input code in decimal form. With VA= 5V and R1 = R2 (7)

A list of rail-to-rail amplifiers suitable for this application are indicated in .

Table 5. Some Rail-to-Rail Amplifiers

AMP PKGS Typ VOS Typ ISUPPLY

LMP7701 SOT23-5 ±37 µV 0.79 mA

LMV841 SOT23-5 −17 µV 1.11 mA

LMC7111 SOT23-5 900 µV 25 µA

LM7301 SOT23-5 30 µV 620 µA

LM8261 SOT23-5 700 µV 1 mA

VARIABLE CURRENT SOURCE OUTPUT

The DAC108S085 is a voltage output DAC but can be easily converted to a current output with the addition of an

opamp. In Figure 37, one of the channels of the DAC108S085 is converted to a variable current source capable

of sourcing up to 40mA.

Figure 37. Variable Current Source

Product Folder Links: DAC108S085

SCLK

DAC108S085

SYNC

VOUTA

VOUTB

VOUTC

VOUTD

VREF1

DIN

DOUT

VREF2

VOUTE

VOUTF

VOUTG

VOUTH

Set offset and gain

Programmable ISOURCE

Set Limits for Range Detector

- V

VIN

Bipolar Output Swing

Control (Valve, Damper, Robotics,

Process Ctrl) or Voltage Setpoint

(Battery Ctrl, Signal Trigger)

Setting Sensor Drive or Supply

(Add buffer for sensor with low

input impedance)

VREF

ADC121S625

Set ADC Reference

Sensor

Signal

(Ch A - Ch D)

(Ch E - Ch H)

3V or 5V Reference

Output to Another

DAC (Daisy Chain)

DAC108S085

www.ti.com

SNAS423B –AUGUST 2007–REVISED MARCH 2013

The output current of this circuit (IO) for any DAC code is found to be

IO= (VREF x (D / 1024) x (R2) / (R1x RB)

where

• D is the input code in decimal form

• R2= RA+ RB(8)

APPLICATION CIRCUITS

The following figures are examples of the DAC108S085 in typical application circuits. These circuits are basic

and will generally require modification for specific circumstances.

Industrial Application

Figure 38 shows the DAC108S085 controlling several different circuits in an industrial setting. Channel A is

shown providing the reference voltage to the ADC101S625, one of TI's general purpose Analog-to-Digital

Converters (ADCs). The reference for the ADC121S625 may be set to any voltage from 0.2V to 5.5V, providing

the widest dynamic range possible. Typically, the ADC121S625 will be monitoring a sensor and would benefit

from the ADC's reference voltage being adjustable. Channel B is providing the drive or supply voltage for a

sensor. By having the sensor supply voltage adjustable, the output of the sensor can be optimized to the input

level of the ADC monitoring it. Channel C is defined to adjust the offset or gain of an amplifier stage in the

system. Channel D is configured with an opamp to provide an adjustable current source. Being able to convert

one of the eight channels of the DAC108S085 to a current output eliminates the need for a separate current

output DAC to be added to the circuit. Channel E, in conjunction with an opamp, provides a bipolar output swing

for devices requiring control voltages that are centered around ground. Channel F and G are used to set the

upper and lower limits for a range detector. Channel H is reserved for providing voltage control or acting as a

voltage setpoint.

Figure 38. Industrial Application

ADC Reference

Figure 39 shows Channel A of the DAC108S085 providing the drive or supply voltage for a bridge sensor. By

having the sensor supply voltage adjustable, the output of the sensor can be optimized to the input level of the

ADC monitoring it. The output of the sensor is amplified by a fixed gain amplifier stage with a differential gain of 1

+ 2 × (RF/ RI). The advantage of this amplifier configuration is the high input impedance seen by the output of

the bridge sensor. The disadvantage is the poor common-mode rejection ratio (CMRR). The common-mode

voltage (VCM) of the bridge sensor is half of Channel A's DAC output. The VCM is amplified by a gain of 1V/V by

the amplifier stage and thus becomes the bias voltage for the input of the ADC121S705. Channel B of the

DAC108S085 is providing the reference voltage to the ADC121S705. The reference for the ADC121S705 may

be set to any voltage from 1V to 5V, providing the widest dynamic range possible.

Product Folder Links: DAC108S085

20 k:20 k:

VBIAS

LMP7731

+5V

DAC108S085

Controller REF

+5V

4.7 PF

ADC121S705

REF

Controller

LMP7702

Bridge

Sensor

+5V

CSB

SCLK

DOUT

SYNCB

SCLK

DIN

REF

DAC108S085

+5V

Channel B

Channel A

Av = 1 + 2 RF

DAC108S085

SNAS423B –AUGUST 2007–REVISED MARCH 2013

www.ti.com

The reference voltage for Channel A and B is powered by an external 5V power supply. Since the 5V supply is

common to the sensor supply voltage and the reference voltage of the ADC, fluctuations in the value of the 5V

supply will have a minimal effect on the digital output code of the ADC. This type of configuration is often referred

to as a "Ratio-metric" design. For example, an increase of 5% to the 5V supply will cause the sensor supply

voltage to increase by 5%. This causes the gain or sensitivity of the sensor to increase by 5%. The gain of the

amplifier stage is unaffected by the change in supply voltage. The ADC121S705 on the other hand, also

experiences a 5% increase to its reference voltage. This causes the size of the ADC's least significant bit (LSB)

to increase by 5%. As a result of the sensor's gain increasing by 5% and the LSB size of the ADC increasing by

the same 5%, there is no net effect on the circuit's performance. It is assumed that the amplifier gain is set low

enough to allow for a 5% increase in the sensor output. Otherwise, the increase in the sensor output level may

cause the output of the amplifiers to clip.

Figure 39. Driving an ADC Reference

Programmable Attenuator

shows one of the channels of the DAC108S085 being used as a single-quadrant multiplier. In this configuration,

an AC or DC signal can be driven into one of the reference pins. The SPI interface of the DAC can be used to

digitally attenuate the signal to any level from 0dB (full scale) to 0V. This is accomplished without adding any

noticeable level of noise to the signal. An amplifier stage is shown in as a reference for applications where the

input signal requires amplification. Note how the AC signal in this application is ac-coupled to the amplifier before

being amplified. A separate bias voltage is used to set the common-mode voltage for the DAC108S085's

reference input to VA/ 2, allowing the largest possible input swing. The multiplying bandwidth of VREF1,2 is

360kHz with a VCM of 2.5V and a peak-to-peak signal swing of 2V.

Figure 40. Programmable Attenuator

Product Folder Links: DAC108S085

68HC11 DAC108S085

PC7

SCK

MOSI

SCLK

DIN

SYNC

80C51/80L51 DAC108S085

P3.3

TXD

RXD

SCLK

DIN

SYNC

ADSP-2101/

ADSP2103 DAC108S085

TFS

SCLK

DIN

SCLK

SYNC

DAC108S085

www.ti.com

SNAS423B –AUGUST 2007–REVISED MARCH 2013

DSP/MICROPROCESSOR INTERFACING

Interfacing the DAC108S085 to microprocessors and DSPs is quite simple. The following guidelines are offered

to hasten the design process.

ADSP-2101/ADSP2103 Interfacing

Figure 41 shows a serial interface between the DAC108S085 and the ADSP-2101/ADSP2103. The DSP should

be set to operate in the SPORT Transmit Alternate Framing Mode. It is programmed through the SPORT control

Transmission is started by writing a word to the Tx register after the SPORT mode has been enabled.

Figure 41. ADSP-2101/2103 Interface

80C51/80L51 Interface

A serial interface between the DAC108S085 and the 80C51/80L51 microcontroller is shown in Figure 42. The

SYNC signal comes from a bit-programmable pin on the microcontroller. The example shown here uses port line

P3.3. This line is taken low when data is transmitted to the DAC108S085. Since the 80C51/80L51 transmits 8-bit

bytes, only eight falling clock edges occur in the transmit cycle. To load data into the DAC, the P3.3 line must be

left low after the first eight bits are transmitted. A second write cycle is initiated to transmit the second byte of

data, after which port line P3.3 is brought high. The 80C51/80L51 transmit routine must recognize that the

80C51/80L51 transmits data with the LSB first while the DAC108S085 requires data with the MSB first.

Figure 42. 80C51/80L51 Interface

68HC11 Interface

A serial interface between the DAC108S085 and the 68HC11 microcontroller is shown in Figure 43. The SYNC

line of the DAC108S085 is driven from a port line (PC7 in the figure), similar to the 80C51/80L51.

The 68HC11 should be configured with its CPOL bit as a zero and its CPHA bit as a one. This configuration

causes data on the MOSI output to be valid on the falling edge of SCLK. PC7 is taken low to transmit data to the

DAC. The 68HC11 transmits data in 8-bit bytes with eight falling clock edges. Data is transmitted with the MSB

first. PC7 must remain low after the first eight bits are transferred. A second write cycle is initiated to transmit the

second byte of data to the DAC, after which PC7 should be raised to end the write sequence.

Figure 43. 68HC11 Interface

Product Folder Links: DAC108S085

MICROWIRE

DEVICE DAC108S085

SCLK

DIN

SYNC

DAC108S085

SNAS423B –AUGUST 2007–REVISED MARCH 2013

www.ti.com

Microwire Interface

Figure 44 shows an interface between a Microwire compatible device and the DAC108S085. Data is clocked out

on the rising edges of the SK signal. As a result, the SK of the Microwire device needs to be inverted before

driving the SCLK of the DAC108S085.

Figure 44. Microwire Interface

LAYOUT, GROUNDING, AND BYPASSING

For best accuracy and minimum noise, the printed circuit board containing the DAC108S085 should have

separate analog and digital areas. The areas are defined by the locations of the analog and digital power planes.

Both of these planes should be located in the same board layer. A single ground plane is preferred if digital

return current does not flow through the analog ground area. Frequently a single ground plane design will utilize

a "fencing" technique to prevent the mixing of analog and digital ground current. Separate ground planes should

only be utilized when the fencing technique is inadequate. The separate ground planes must be connected in

one place, preferably near the DAC108S085. Special care is required to ensure that digital signals with fast edge

rates do not pass over split ground planes. They must always have a continuous return path below their traces.

For best performance, the DAC108S085 power supply should be bypassed with at least a 1µF and a 0.1µF

capacitor. The 0.1µF capacitor needs to be placed right at the device supply pin. The 1µF or larger valued

capacitor can be a tantalum capacitor while the 0.1µF capacitor needs to be a ceramic capacitor with low ESL

and low ESR. If a ceramic capacitor with low ESL and low ESR is used for the 1µF value and it can be placed

right at the supply pin, the 0.1µF capacitor can be eliminated. Capacitors of this nature typically span the same

frequency spectrum as the 0.1µF capacitor and thus eliminate the need for the extra capacitor. The power supply

for the DAC108S085 should only be used for analog circuits.

It is also advisable to avoid the crossover of analog and digital signals. This helps minimize the amount of noise

from the transitions of the digital signals from coupling onto the sensitive analog signals such as the reference

pins and the DAC outputs.

Product Folder Links: DAC108S085

DAC108S085

www.ti.com

SNAS423B –AUGUST 2007–REVISED MARCH 2013

REVISION HISTORY

Changes from Revision A (March 2013) to Revision B Page

• Changed layout of National Data Sheet to TI format .......................................................................................................... 26

Product Folder Links: DAC108S085

PACKAGE OPTION ADDENDUM

www.ti.com 11-Jan-2021

Addendum-Page 1

PACKAGING INFORMATION

Orderable Device Status

(1)

Package Type Package

Drawing Pins Package

Qty Eco Plan

(2)

Lead finish/

Ball material

(6)

MSL Peak Temp

(3)

Op Temp (°C) Device Marking

(4/5)

Samples

DAC108S085CIMT NRND TSSOP PW 16 92 Non-RoHS

& Green Call TI Call TI -40 to 125 X80C

DAC108S085CIMT/NOPB ACTIVE TSSOP PW 16 92 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 X80C

DAC108S085CIMTX/NOPB ACTIVE TSSOP PW 16 2500 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 X80C

DAC108S085CISQ/NOPB ACTIVE WQFN RGH 16 1000 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 108S085

DAC108S085CISQX/NOPB ACTIVE WQFN RGH 16 4500 RoHS & Green SN Level-1-260C-UNLIM -40 to 125 108S085

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance

do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may

reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based

flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation

of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two

lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Jan-2021

Addendum-Page 2

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information

provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.

TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device Package

Type Package

Drawing Pins SPQ Reel

Diameter

(mm)

Reel

Width

W1 (mm)

(mm) B0

(mm) K0

(mm) P1

(mm) W

(mm) Pin1

Quadrant

DAC108S085CIMTX/NOP

BTSSOP PW 16 2500 330.0 12.4 6.95 5.6 1.6 8.0 12.0 Q1

DAC108S085CISQ/NOPB WQFN RGH 16 1000 178.0 12.4 4.3 4.3 1.3 8.0 12.0 Q1

DAC108S085CISQX/NOP

BWQFN RGH 16 4500 330.0 12.4 4.3 4.3 1.3 8.0 12.0 Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Nov-2015

Pack Materials-Page 1

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)

DAC108S085CIMTX/NOP

BTSSOP PW 16 2500 367.0 367.0 35.0

DAC108S085CISQ/NOPB WQFN RGH 16 1000 210.0 185.0 35.0

DAC108S085CISQX/NOP

BWQFN RGH 16 4500 367.0 367.0 35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Nov-2015

Pack Materials-Page 2

www.ti.com

PACKAGE OUTLINE

SEE TERMINAL

DETAIL

16X 0.3

0.2

2.6 0.1

16X 0.5

0.3

0.8 MAX

(A) TYP

0.05

0.00

12X 0.5

1.5

B4.1

3.9 A

4.1

3.9 0.3

0.2

0.5

0.3

WQFN - 0.8 mm max heightRGH0016A

PLASTIC QUAD FLATPACK - NO LEAD

4214978/B 01/2017

DIM A

OPT 1 OPT 1

(0.1) (0.2)

PIN 1 INDEX AREA

0.08

SEATING PLANE

16 13

(OPTIONAL)

PIN 1 ID

0.1 C A B

0.05

EXPOSED

THERMAL PAD

17 SYMM

SYMM

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

per ASME Y14.5M.

2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

SCALE 3.000

DETAIL

OPTIONAL TERMINAL

TYPICAL

www.ti.com

EXAMPLE BOARD LAYOUT

0.07 MIN

ALL AROUND

0.07 MAX

ALL AROUND

16X (0.25)

16X (0.6)

( 0.2) TYP

VIA

12X (0.5)

(3.8)

(1)

( 2.6)

(R0.05)

TYP

(1)

WQFN - 0.8 mm max heightRGH0016A

PLASTIC QUAD FLATPACK - NO LEAD

4214978/B 01/2017

SYMM

LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN

SCALE:15X

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature

number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

SOLDER MASK

OPENING

METAL UNDER

SOLDER MASK

DEFINED

EXPOSED METAL

METAL

SOLDER MASK

OPENING

SOLDER MASK DETAILS

NON SOLDER MASK

DEFINED

(PREFERRED)

EXPOSED METAL

www.ti.com

EXAMPLE STENCIL DESIGN

16X (0.6)

16X (0.25)

12X (0.5)

(3.8)

4X ( 1.15)

(0.675)

TYP

(0.675) TYP

(R0.05)

TYP

WQFN - 0.8 mm max heightRGH0016A

PLASTIC QUAD FLATPACK - NO LEAD

4214978/B 01/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations.

SYMM

TYP

EXPOSED METAL

SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17

78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

SCALE:20X

SYMM

www.ti.com

PACKAGE OUTLINE

14X 0.65

4.55

16X 0.30

0.19

TYP

6.6

6.2

1.2 MAX

0.15

0.05

0.25

GAGE PLANE

-80

BNOTE 4

4.5

4.3

NOTE 3

5.1

4.9

0.75

0.50

(0.15) TYP

TSSOP - 1.2 mm max heightPW0016A

SMALL OUTLINE PACKAGE

4220204/A 02/2017

0.1 C A B

PIN 1 INDEX AREA

SEE DETAIL A

0.1 C

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

per ASME Y14.5M.

2. This drawing is subject to change without notice.

3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

exceed 0.15 mm per side.

4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.

5. Reference JEDEC registration MO-153.

SEATING

PLANE

A 20

DETAIL A

TYPICAL

SCALE 2.500

www.ti.com

EXAMPLE BOARD LAYOUT

0.05 MAX

ALL AROUND 0.05 MIN

ALL AROUND

16X (1.5)

16X (0.45)

14X (0.65)

(5.8)

(R0.05) TYP

TSSOP - 1.2 mm max heightPW0016A

SMALL OUTLINE PACKAGE

4220204/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN

SCALE: 10X

SYMM

15.000

METAL

SOLDER MASK

OPENING METAL UNDER

SOLDER MASK SOLDER MASK

OPENING

EXPOSED METAL

SOLDER MASK DETAILS

NON-SOLDER MASK

DEFINED

(PREFERRED)

SOLDER MASK

DEFINED

www.ti.com

EXAMPLE STENCIL DESIGN

16X (1.5)

16X (0.45)

14X (0.65)

(5.8)

(R0.05) TYP

TSSOP - 1.2 mm max heightPW0016A

SMALL OUTLINE PACKAGE

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations.

9. Board assembly site may have different recommendations for stencil design.

SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL

SCALE: 10X

SYMM

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE

DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”

AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY

IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD

PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate

TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable

standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you

permission to use these resources only for development of an application that uses the TI products described in the resource. Other

reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party

intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,

costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either

on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s

applicable warranties or warranty disclaimers for TI products.IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265