TSC 80251A1
Rev. B (20/09/96) II. 1.9
All the accesses to the portion of the data space with no internal memory mapped onto are redirected
to the external memory, see paragraph 1.2.2. to determine to which external memory location each
segment actually maps.
1.3.4. Special Function Registers
The Special Function Registers (SFRs) of the TSC80251A1 derivatives fall into the following
categories:
DC251 core registers (SP, SPH, DPL, DPH, DPXL, PSW, PSW1, ACC, B)
DPort registers (P0, P1, P2, P3)
DTimer registers (TCON, TMOD, TL0, TL1, TH0, TH1)
DSerial Port and Baud Rate Generator registers (SCON, SBUF, SADDR, SADEN, BDRCON,
BRL)
DPulse Measurement Unit registers (PMU, PMCON, PMSCAL0, PMSCAL1, PMSCAL2,
PMPER0, PMPER1, PMPER2, PMWID0, PMWID1, PMWID2)
DEvent and Waveform Controller registers:
GCounters (CCON, CMOD, CMOD0, CMOD1, CMOD2, COF, CRC, CIE, CL0, CL1, CL2,
CL3, CL4, CH0, CH1, CH2, CH3, CH4)
GCompare/Capture (CCAPM0, CCAPM1, CCAPM2, CCAPM3, CCAPM4, CCAPL0,
CCAPL1, CCAPL2, CCAPL3, CCAPL4, CCAPH0, CCAPH1, CCAPH2, CCAPH3,
CCAPH4)
DAnalog to Digital Converter registers (ADCON, ADAT)
DPower monitoring/management and clock control registers (PCON, PFILT, POWM, CKRL)
DInterrupt system registers (IE0, IE1, IPL0, IPL1, IPH0, IPH1)
SFRs are placed in a reserved internal memory segment S: which is not represented in the internal
memory mapping. The relative addresses within S of these SFRs within S: are provided together with
their reset values in T able 1.2. . All the SFRs are bit–addressable using the C251 Instruction Set. The
C251 core registers are in italics in this table and they are described in the TSC80251 Programmers’
Guide. The other registers are detailed in the following sections which fully describe each peripheral
unit.