Microelectronics
Product
Note
June
1996
Lucent Technologies
Bell
Labs Innovations
AV6220A
MPEG-2
System-Layer
Demultiplexer
Features
.
Compliant
with
ISO/IEC
13818-1
MPEG-2
System
and
DVB
requirements
(transport
stream
format)
.
Identifies
and
extracts
up
to
32
user-definable
packet
IDs
(PIDs)
from a
transport
stream
(TS)
.
Filters
up
to
eight
service
information
(SI)
or
program
specific
information
(PSI)
tables
.
Accepts
transport
data from
a
TS
interface
or
over
the
host
data
bus
for
CD-ROM
applications
.
Recovers
a
27
MHz
system
clock using
the
program
clock
reference
or
original
program
clock
reference
from
the
transport
stream
and
an
external
VCXO
"
Generates
audio
bit
clock
rates
of
512, 384,
256,
192, 128,
and
64
kbits/s
using an
external
VCXO
.
Supports
bit-serial
or
byte-parallel
transport
stream
input
and
elementary
stream
outputs
.
Operates
at
amaximum
TS
input
rate
of
12 Mbytes/s
parallel
or
54
Mbits/s
serial
.
Operates
at
a
maximum
video
stream
output
rate
of
27
Mbytes/s
parallel
or
27
Mbits/s
serial
.
Six
selectable
video
and
audio data
output
modes
with
separate
or
combined
streams
.
Processes
dedicated
transport
stream
header,
adaptation
field,
and
packetized
elementary
stream
header
information
fields
.Provides
a
flexible
TS
frame
synchronization
routine
. Provides
error
code
insertion
capability
.
Performs
video
and
audio
presentation
time
stamp
and
decoding
time
stamp
processing
required
for
video
and
audio
synchronization
. Provides
a
DRAM
controller for
up
to
1
Mbyte
of
external
DRAM
which
allows
host
access
to
informa-
tion
contained
in
selected
TS
packets
.
Maintains
up
to
34
separate
DRAM
queues
:
1
audio
delay,
1
video
buffer,
and
32
PID/SI
table
associated
buffers
. Contains a
scrambling
interface
for
encryption/
decryption
and
conditional
access
.
Supports
interfacing
to
a
variety
of
audio, video,
and
combined
audio/video
decoders
.
Supports
interfacing
to
a
variety
of
microprocessor
devices
Applications
The
Lucent
Technologies'
AV6220A
design
offers
an
open
and
interoperable
solution
for
the design
of
sys-
tems
for
MPEG-2
applications
such
as
:
.
Integrated receiver
decoders
(IRD)
-
Cable
TV
-
Direct
broadcast
satellite
(DBS)
-
Video-on-demand
-
Interactive
TV
.
Headend
uplink
facilities
.
CD-ROM
video entertainment
solutions
.
PC
multimedia
solutions
Description
Lucent
Technologies'
AV6220A
MPEG-2
System-
Layer
Demultiplexer
(MSLD)
provides
users
with
effi
cient,
cost-effective
MPEG-2
transport
layer
demulti
plexing
.
This device
complies
with
the
MPEG-2
and
DVB
specifications
and
provides
a
comprehensive
feature
set
.
It
demultiplexes
TS
packets
into
pack-
etized
elementary
streams
(PES),
elementary
streams
(ES),
PSI,
SI,
systems,
and
private
data
.
The
AV6220A
works
seamlessly
with multiple
MPEG-2
video,
audio,
and
combined
video/audio
decoders,
as
well
as
a
variety
of
processors
.
It
accepts
either
serial
or
byte
wide
TS
inputs
and
may
also
receive
TS
data through the
host
interface
for
CD-ROM
applications
.
The
MSLD
provides
clock
recovery
for
the
system27
MHz
clock
and
assists
in
the
synchronization
of
video
and
audio
streams
.
The
AV6220A
is
available
in
a
low-cost,
160-pin
plas-
tic
metric
quad
flat
pack
(MQFP)
and
uses
advanced
0
.55
gm,
5
.0
V,
CMOS
technology
that
provides
low
power
consumption
of
less
than
1
W
.
AdLib OCR Evaluation
AV6220A
MPEG-2
System-Layer
Demultiplexer
Product
Note
June
1996
Description
(continued)
DECRYPTION
DEVICE
CRYPTO
INTERFACE
TRANSPORT
TRANSPORT
STREAM STREAM
INTERFACE
INTERFACE
(CONTROLLER
(TIF)
TRANSPORT
HEADER
PID
PID
PROCESSOR COMPARATOR
(TPROC)
(PIDCMP)
PID
INDEX
AUX
DATA
I
'
AUX
DATA
PROCESSOR
+
INTERFACE
)
(AP)
+
'
ADAPTATION
CRYPTO
VIDEO
FIELD
PES
PROCESSOR
INTERFACE
FIFO
_
PERIPHERAL
PROCESSOR
(PESPROC)
CONTROLLER
(VF)
INTERFACE
(APROC)
(CIF)
DRAM
SI
PCR
PTS
LTER
DTS
CONTROLLER
(SIIPROC)
TRANSPORT
(MEMCTRL)
STREAM
DATA
VIDEO
CLOCK
MICROPROCESSOR
AUDIO
CLOCK
-
AUDIO
INTERFACE
RECOVERY
INTERFACE
RECOVERY
(VCLK)
(PIF)
(ACLK)
GLOBAL
RESET
CLOCK
RECOVERY
I
DRAM
INTERFACE
+I
INTERFACE
VCXO
HOST
PROCESSOR
DRAM VCXO
INTERFACE
5-4505(F)
Figure
1
.
AV6220A
MILD
Block
Diagram
Lucent
Technologies
Inc
.
AdLib OCR Evaluation
Product
Note
June
1996
Description
(continued)
INPUT
SIGNAL
REMOTE
CONSOLE
CONTROLCONTROL
HUMAN
INTERFACE
TUNER
DEMODULATOR
FORWARD
ERROR
CORRECTION
AV6220A
M
P
EG-2
System-Layer
Demultiplexer
CD-ROM,
VIDEO
DISK
DRAM
---
L
L
====_
TRANSPORT
HOST
STREAM
INTERFACE
INTERFACE
MICRO-
CONTROLLER
AV6220A
MPEG-2
CRYPTO
DRAM
SYSTEM-LAYER
INTERFACE
INTERFACE
DECRYPTION,
CONDITIONAL
ACCESS
DEMUX(MSLD)
CLOCK
RECOVERY
CLOCK
INTERFACE
SYSTEM
DRAM
E
VIDEO AUDIO
CLOCKS
------------
INTERFACE INTERFACE
----------------------------------
I
M
PEG-2
AUDIO
II
II
DIGITAL-VIDEO
DECODER DECODER
II
I
COMBINED
VIDEO/AUDIO
DECODER
I
VIDEO
AUDIO
RECONSTRUCTOR
DAC
RF
MODULATOR
VIDEO
RF
AUDIO
OUTPUT OUTPUT OUTPUT
Figure
2
.
AV6220A
MILD
Typical
Set-Top
Box
Application
Diagram
5-4506(F)
Lucent
Technologies
Inc
.
AdLib OCR Evaluation
AV6220A
MPEG-2
System-Layer
Demultiplexer
Product
Note
June
1996
Interface
Information
TDATAP[7
:0]
TSCLKP
TPCLKP
TDVLDP
TPSTARTP
TPERRN
MADDRP[8
:0]
MDQP[15
:0]
M
RAS1
N
M
RAS2N
MCAS1
N
MCAS2N
MWEN
UIRQP
UCSN
UWRN
URDN
UDTACKN
UBR
UBG
UMXBP
UALE
TRANSPORT
VIDEO
STREAM
INTERFACE
INTERFACE
DRAM
AUDIO
INTERFACE
INTERFACE
AUXILIARY
DATA
INTERFACE
HOST
BUS
INTERFACE
CLOCK
RECOVERY
INTERFACE
GLOBAL
INTERFACE
VDATAP[7
:0]
VSDATAP
VDVLDP
VERRP
VCLKP
VDREQN
VPDCS1
N
VPDCS2N
VWAITN
VPDWRN
ADATAP
ADREQN
ADVLDP
ACLKP
XDATAP[7
:0]
XDVLDP
XADRP[4
:0]
XPSTARTP
XERRP
RVPHDIFFP
RAPHDIFFP
RCLK27M
P
RCLK12MP
RCLK90KP
RCLK24M
P
G
RSTN
GOEP
CRYPTO
INTERFACE
CDATAOP[7
:0]
CDATAI
P[7
:0]
CDVLDP
CDREQP
CSCRAMOP[1
:0]
CSCRAMIP[1
:0]
CPSTARTP
CPIDP[4
:0]
5-4507(F)
Figure
3
.
AV6220A
MILD
Interface
Diagram
4
Lucent
Technologies
Inc
.
AdLib OCR Evaluation
-oul
seibolouyoaljueonj
uaei6eia
uid
alsw
VOZZgAV
'b
aqn6id
(j)805b-S
SSA
san
a9n
Numn
3nvn
00A
NSOn
NNOViOn
dou
I
n
Noun
SSA
d9XWn
d30S
NISHCJ
bd01d0
NESOOdA
bdH00VX
00A
N
LSOOdA
N03H0A
HH3A
d0-lAGA
SSA
dA-10A
NHMOdA
dV1VOSA
NlIVMA
[L]dV1V0A
l9]dV1V0A
l9]dV1V0A
lb]dV1V0A
SSA
IE]dVIV0A
1Z]dVTV0A
lL]dV1V0A
10]dV1V0A
00A
dWLZN-lOu
ddd1OHdAH
SSA
SSA
[9]dov1V00
[9]dov1V00
[b]doV1V00
00A
[E]dov1V00
[Z]dov1V00
l
L]dov1V00
[0]dov1V00
SSA
[L]d
IV1V00
[9]div1V00
[9]dlv1V00
[b]d
IV1V00
00A
[E]div1V00
[Z]div1V00
1L]div1V00
[0]div1V00
SSA
[E]d01d0
[Z]d01d0
1L]d01d0
[0]d01d0
IN03HOV
LL]diWVuoSO
LO]d
I
W
VuoSO
LL]doWVuoSO
[O]do
W
VuoSO
SSA
dA-lOdl
d03u00
d0-lA00
d1HV1Sd0
00A
IO]duuOVX
IL]duuOVX
IZ]duu(lVX
IE]duuOVX
SSA
UOIIEUIJOIUI
Uld
33333333
3333
333333333333DDDDDDDD
D
0000
0
y
ppp
p
pp
pp p
pQQ
QQQQ
000
07JD7JD C)DC)D3
D
<<
<
`n
`n `n
`n<
`n
`n `n
`n<
`n
`n~~<~~~~7J7J7J7J7J7J7J7J<7J
O
mmmm
mmmm
mm
mmmmmmmm
m(~(~<(~(~~m<
O~Z
I
Zu,
ZI
ZZVO
aaxalditinuaaa
a
ai(e-l-uaawg
9661
aunt
Z-!D3dW
VOZZ9Ad
OION
janPOad
<DDDJJ<JJJJJJ<~~~~<~~~~<~<~~<~xxx<XXXX<XXXX<
pppOp(~DOO~ppppppppp(~(~ppm(~mmmpppppp(~ppppp
pD<rr(nmrr(nDDDDpDDDD(nOp<m(n(n7](n<pDDDD(nDDDDp
pmo
n~
A p
~7
Dm
D
p
_~
_
mmm
m
T~~
I
-T
:
',"
~o
mmZm
mm
Jim
"
?
."
'o
AdLib OCR Evaluation
AV6220A
MPEG-2
System-Layer
Demultiplexer
Product
Note
June
1996
Pin
Information
(continued)
Table
1
.
AV6220A
Pin
Descriptions
Pin
Name
I/O
Description
Pin
Name
I/O
Description
1
Vss
-
GND
.
41
VDD
-
Power
Supply
+5
V
.
2
XADDRP[3]
O
Auxiliary
Address
.
42
CDATAOP[7]
O
Crypto
Data
Out
.
3
XADDRP[2]
O
Auxiliary
Address
.
43
MWEN
O
DRAM
Write
Enable
.
4
XADDRP[1
]
O
Auxiliary
Address
.
44
MCAS2N
O
DRAM
Col
.
Addr
.
Strobe 2
.
5
XADDRP[0]
O
Auxiliary
Address
.
45
MCAS1
N
O
DRAM
Col
.
Addr
.
Strobe
1
.
6
VDD
-
Power
Supply
+5
V
.
46
Vss
-
GND
.
7
CPSTARTP
O
Crypto
Packet
Start
.
47
MCAS2N
O
DRAM
Col
.
Addr
.
Strobe 2
.
8
CDVLDP
O
Crypto Data
Valid
.
48
MCAS1
N
O
DRAM
Col
.
Addr
.
Strobe
1
.
9
CDREQP
O
Crypto Data
Request
.
49
MADDRP[8]
I/O
DRAM
Memory
Address
.
10
TPCLKP
I/O
Transport
Stream
Parallel
Clock
.
50
VDD
-
Power
Supply
+5
V
.
11
Vss
-
GND
.
51
MADDRP[7]
I/O
DRAM
Memory
Address
.
12
CSCRAMOP[0]
O
Crypto Scrambling
Bits
Out
.
52
MADDRP[6]
I/O
DRAM
Memory
Address
.
13
CSCRAMOP[1]
O
Crypto Scrambling
Bits
Out
.
53
MADDRP[5]
I/O
DRAM
Memory
Address
.
14
CSCRAMIP[0]
I
Crypto Scrambling
Bits
In
.
54
MADDRP[4]
I/O
DRAM
Memory
Address
.
15
CSCRAMIP[1]
I
Crypto Scrambling
Bits
In
.
55
Vss
-
GND
.
16
ADREQN
I
Audio
Data
Request
.
56
MADDRP[3]
I/O
DRAM
Memory
Address
.
17
CPIDP[0]
O
Crypto
PID
.
57
MADDRP[2]
I/O
DRAM
Memory
Address
.
18
CPIDP[1
]
O
Crypto
PID
.
58
MADDRP[1
]
I/O
DRAM
Memory
Address
.
19
CPIDP[2]
O
Crypto
PID
.
59
MADDRP[0]
I/O
DRAM
Memory
Address
.
20
CPIDP[3]
O
Crypto
PID
.
60
VDD
-
Power
Supply
+5
V
.
21
Vss
-
GND
.
61
MDQP[15]
I/O
DRAM
Data
.
22
CDATAIP[0]
I
Crypto Data
In
.
62
MDQP[14]
I/O
DRAM
Data
.
23
CDATAIP[1]
I
Crypto Data
In
.
63
MDQP[13]
I/O
DRAM
Data
.
24
CDATAIP[2]
I
Crypto Data
In
.
64
MDQP[12]
I/O
DRAM
Data
.
25
CDATAIP[3]
I
Crypto Data
In
.
65
Vss
-
GND
.
26
VDD
-
Power
Supply
+5
V
.
66
MDQP[11
]
I/O
DRAM
Data
.
27
CDATAIP[4]
I
Crypto Data
In
.
67
MDQP[10]
I/O
DRAM
Data
.
28
CDATAIP[5]
I
Crypto Data
In
.
68
MDQP[9]
I/O
DRAM
Data
.
29
CDATAIP[6]
I
Crypto Data
In
.
69
MDQP[8]
I/O
DRAM
Data
.
30
CDATAIP[7]
I
Crypto Data
In
.
70
VDD
-
Power
Supply
+5
V
.
31
Vss
-
GND
.
71
MDQP[7]
I/O
DRAM
Data
.
32
CDATAOP[0]
O
Crypto Data
Out
.
72
MDQP[6]
I/O
DRAM
Data
.
33
CDATAOP[1
]
O
Crypto Data
Out
.
73
MDQP[5]
I/O
DRAM
Data
.
34
CDATAOP[2]
O
Crypto Data
Out
.
74
MDQP[4]
I/O
DRAM
Data
.
35
CDATAOP[3]
O
Crypto Data
Out
.
75
Vss
-
GND
.
36
VDD
-
Power
Supply
+5
V
.
76
MDQP[3]
I/O
DRAM
Data
.
37
CDATAOP[4]
O
Crypto Data
Out
.
77
MDQP[2]
I/O
DRAM
Data
.
38
CDATAOP[5]
O
Crypto Data
Out
.
78
MDQP[1]
I/O
DRAM
Data
.
39
CDATAOP[6]
O
Crypto Data
Out
.
79
MDQP[0]
I/O
DRAM
Data
.
40
I
Vss
I
-
I
GND
. I
I
80
I
VDD
I
-
I
Power
Supply
+5
V
.
Lucent
Technologies
Inc
.
AdLib OCR Evaluation
Product
Note
June
1996
Pin Information
(continued)
Table
1
.
AV6220A
Pin
Descriptions
(continued)
AV6220A
M
P
EG-2
System-Layer
Demultiplexer
Pin
Name
I/O
Description
Pin
Name
I/O
Description
81
Vss
-
GND
.
121
VDD
-
Power
Supply
+5
V
.
82
UBG
I
gP
Bus
Grant
.
122
ADATAP
O
Audio
Data
.
83
UBR
O
gP
Bus
Request
.
123
ADVLDP
O
Audio
Data
Valid
.
84
UWRN
I
gP
Write
Enable
.
124
ACLKP
O
Audio
Clock
.
85
UALE
I
gP
Address
Latch
Enable
.
125
RCLK90KP
O
90
kHz
Clock
.
86
VDD
-
Power
Supply
.
+5
V
.
126
Vss
-
GND
.
87
UCSN
I
gP
Chip
Select
.
127
RAPHDIFFP
O
Audio
Clock
Phase
Diff
.
88
UDTACKN
O
gP
Data
Acknowledge
.
128
RCLK12MP
O
12
.288
MHz
Clock
.
89
UIRQP
O
gP
Interrupt
.
129
RCLK24MP
I
24
.576
MHz
Clock
.
90
URDN
I
gP
Read
Enable
.
130
Vss
-
GND
.
91
Vss
-
GND
.
131
TDATAP[7]
I
Transport
Stream
Data
.
92
UMXBP
I
gP
Multiplex
Enable
.
132
TDATAP[6]
I
Transport
Stream
Data
.
93
GOEP
I
Global
Output Enable
.
133
TDATAP[5]
I
Transport
Stream
Data
.
94
GRSTN
I
Global
Reset
.
134
TDATAP[4]
I
Transport
Stream
Data
.
95
CPIDP4
O
Crypto
PID
Bit
4
.
135
VDD
-
Power
Supply
+5
V
.
96
VPDCS2N
O
Peripheral
Device
Chip
Select
2
.
136
TDATAP[3]
I
Transport
Stream
Data
.
97
XADDRP4
O
Auxiliary
Address
Bit
4
.
137
TDATAP[2]
I
Transport
Stream
Data
.
98
VDD
-
Power
Supply
.
+5
V
.
138
TDATAP[1
]
I
Transport
Stream
Data
.
99
VPDCS1
N
O
Peripheral
Device
Chip
Select
1
.
139
TDATAP[0]
I
Transport
Stream
Data
.
100
VDREQN
I
Video
Data
Request
.
140
Vss
-
GND
.
101
VERR
O
Video
Data
Error
.
141
TSCLKP
I
Transport
Stream
Serial
Clock
.
102
VDVLDP
O
Video
Data
Valid
.
142
VDD
-
Power
Supply
+5
V
.
103
Vss
-
GND
.
143
TDVLDP
I
Transport
Stream
Data
Valid
.
104
VCLKP
I/O
VideoClock
.
144
TPERRN
I
Transport
Stream
Packet
Error
.
105
VPDWRN
O
Video
Proc
.
Data
Write
.
145
Vss
-
GND
.
106
VSDATAP
O
Serial
Video
Data
.
146
TPSTARTP
I
Transport
Stream
Packet
Start
.
107
VWAITN
I
Video
Decoder
Wait
.
147
XERRP
O
Auxiliary
Error
.
108
VDATAP[7]
I/O
Video
Data
.
148
XPSTARTP
O
Auxiliary
Packet
Start
.
109
VDATAP[6]
I/O
Video
Data
.
149
XDVLDP
O
Auxiliary
Data
Valid
.
110
VDATAP[5]
I/O
Video
Data
.
150
VDD
-
Power
Supply
+5
V
.
111
VDATAP[4]
I/O
Video
Data
.
151
XDATAP[7]
O
Auxiliary
Data
.
112
Vss
-
GND
.
152
XDATAP[6]
O
Auxiliary
Data
.
113
VDATAP[3]
I/O
Video
Data
.
153
XDATAP[5]
O
Auxiliary
Data
.
114
VDATAP[2]
I/O
Video
Data
.
154
XDATAP[4]
O
Auxiliary
Data
.
115
VDATAP[1]
I/O
Video
Data
.
155
Vss
-
GND
.
116
VDATAP[0]
I/O
Video
Data
.
156
XDATAP[3]
O
Auxiliary
Data
.
117
VDD
-
Power
Supply
.
+5
V
.
157
XDATAP[2]
O
Auxiliary
Data
.
118
RCLK27MP
I
27
MHz
Video
Sys
.Clock
.
158
XDATAP[1
]
O
Auxiliary
Data
.
119
RVPHDIFFP
O
VideoClock
Phase
Diff
.
159
XDATAP[0]
O
Auxiliary
Data
.
1201
Vss
I
-
I
GND
. I I
160
I
VDD
I
-
I
Power
Supply
+5
V
.
Lucent
Technologies
Inc
.
AdLib OCR Evaluation
AV6220A
MPEG-2
Product
Note
System-Layer
Demultiplexer
June
1996
Ordering
Information
Description
Package
Device
Code
Comcode
MPEG-2
Sys
t
em-Layer
Demul
t
iplexer
I
160-pin,
plas
t
ic
MQFP
I
AV6220A27J-DB
I
107530289
For
additional
information,
contact your
Lucent
Technologies
Account
Manager
or
the
following
:
U
.S
.A
. :
Microelectronics,
LucentTechnologies
Inc
.,
555
Union
Boulevard,
Room
30Q-050BA,
Allentown,
PA
18103
1-800-372-2447,
FAX
610-712-4106
(In
CANADA
:
1-800-553-2448,
FAX
610-712-4106)
ASIA
PACIFIC
:
Microelectronics
Asia/Pacific,
LucentTechnologies
Inc
.,
14
Science
Park
Drive,
#03-02A/04
The
Maxwell,
Singapore
0511
Tel
.
(65)
778-8833,
FAX
(65)
777-7495
JAPAN
:
Microelectronics,
LucentTechnologies
Japan
Ltd
.,
7-18,
Higashi-Gotanda
2-chome,
Shinagawa-ku,
Tokyo
141,
Japan
Tel
.
(81)
3-5421-1600,
FAX
(81)
3-5421-1700
For
data
requests
in
Europe
:
LUCENTTECHNOLOGIES
DATALINE
:Tel
.
(44)
1734
324
299,
FAX
(44)
1734
328148
For
technical
inquiries
in
Europe
:
CENTRAL
EUROPE
:
(49)
89
95086
0 (Munich),
NORTHERN
EUROPE
:
(44)
1344
865900
(Bracknell
UK),
FRANCE
:
(33)
1
47674767
(Paris),
SOUTHERN
EUROPE
:
(39)
2
66011800
(Milan)
or (34)
1
807
1700
(Madrid)
LucentTechnologies
Inc
.
reserves
the
right
to
make
changes
to
the
product(s)
or
information
contained
herein
without
notice
.
No
liability
is
assumed
as
a
result
of
their
use
or
application
.
No
rights
under
any
patent
accompany
the
sale of
any
such
product(s) or information
.
Copyright
m
1996
Lucent
Technologies
Inc
. _
.
All
Rights
Reserved
Printed
in
U
.S.A
.
June1996
Lucent
Technologies
PN96-042VES
(Replaces
PN95-076VES)
Bell
Labs Innovations
AdLib OCR Evaluation
