0 XA9572XL Automotive CPLD R DS599 (v1.1) April 3, 2007 0 0 Product Specification Features Description * The XA9572XL is a 3.3V CPLD targeted for high-performance, low-voltage automotive applications. It is comprised of four 54V18 Function Blocks, providing 1,600 usable gates with propagation delays of 15.5 ns. See Figure 2 for overview. * * * * * * * * * * WARNING: Programming temperature range of TA = 0 C to +70 C Power Estimation Power dissipation in CPLDs can vary substantially depending on the system frequency, design application and output loading. Each macrocell in an XA9500XL automotive device must be configured for low-power mode (default mode for XA9500XL devices). In addition, unused product-terms and macrocells are automatically deactivated by the software to further conserve power. For a general estimate of ICC, the following equation may be used: ICC(mA) = MC(0.052*PT + 0.272) + 0.04 * MCTOG * MC * f where: MC = # macrocells PT = average number product terms per macrocell f = maximum clock frequency MCTOG = average % of flip-flops toggling per clock (~12%) This calculation was derived from laboratory measurements of an XA9500XL part filled with 16-bit counters and allowing a single output (the LSB) to be enabled. The actual ICC value varies with the design application and should be verified during normal system operation. Figure 1 shows the above estimation in a graphical form. For a more detailed discussion of power consumption in this device, see Xilinx application note XAPP114, "Understanding XC9500XL CPLD Power." 75 Typical ICC (mA) * AEC-Q100 device qualification and full PPAP support available in both extended temperature Q-grade and I-grade. Guaranteed to meet full electrical specifications over TA = -40 C to +105 C with TJ Maximum = +125 C (Q-grade) 15.5 ns pin-to-pin logic delays System frequency up to 64.5 MHz 72 macrocells with 1,600 usable gates Available in small footprint packages - 44-pin VQFP (34 user I/O pins) - 64-pin VQFP (52 user I/O pins) - 100-pin TQFP (72 user I/O pins) - Pb-free package only Optimized for high-performance 3.3V systems - Low power operation - 5V tolerant I/O pins accept 5V, 3.3V, and 2.5V signals - 3.3V or 2.5V output capability - Advanced 0.35 micron feature size CMOS Fast FLASHTM technology Advanced system features - In-system programmable - Superior pin-locking and routability with Fast CONNECTTM II switch matrix - Extra wide 54-input Function Blocks - Up to 90 product-terms per macrocell with individual product-term allocation - Local clock inversion with three global and one product-term clocks - Individual output enable per output pin - Input hysteresis on all user and boundary-scan pin inputs - Bus-hold circuitry on all user pin inputs - Full IEEE Standard 1149.1 boundary-scan (JTAG) Fast concurrent programming Slew rate control on individual outputs Enhanced data security features Excellent quality and reliability - Endurance exceeding 10,000 program/erase cycles - 20 year data retention - ESD protection exceeding 2,000V 50 64.5 MHz 25 0 50 Clock Frequency (MHz) 100 DS599_01_121106 Figure 1: Typical ICC vs. Frequency for XA9572XL (c) 2007 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice. DS599 (v1.1) April 3, 2007 Product Specification www.xilinx.com 1 XA9572XL Automotive CPLD R 3 JTAG Port 1 JTAG Controller In-System Programming Controller 54 Function Block 1 18 I/O Macrocells 1 to 18 I/O Fast CONNECT II Switch Matrix I/O I/O I/O Blocks I/O I/O I/O 54 Function Block 2 18 Macrocells 1 to 18 54 Function Block 3 18 Macrocells 1 to 18 I/O 3 I/O/GCK 54 1 I/O/GTS Function Block 4 18 I/O/GSR 2 Macrocells 1 to 18 DS057_02_082800 Figure 2: XA9572XL Architecture Function Block outputs (indicated by the bold line) drive the I/O Blocks directly. 2 www.xilinx.com DS599 (v1.1) April 3, 2007 Product Specification XA9572XL Automotive CPLD R Absolute Maximum Ratings(1,3) Symbol Description Value Units VCC Supply voltage relative to GND -0.5 to 4.0 V VIN GND(2) -0.5 to 5.5 V VTS Input voltage relative to Voltage applied to 3-state TSTG Storage temperature TJ Junction temperature output(2) (ambient)(4) -0.5 to 5.5 V -65 to +150 oC +125 oC Notes: 1. All automotive customers are required to set the Macrocell Power Setting to low, and set Logic Optimization to density. 2. Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the device pins may undershoot to -2.0 V or overshoot to +7.0V, provided this over- or undershoot lasts less than 10 ns and with the forcing current being limited to 200 mA. External I/O voltage may not exceed VCCINT by 4.0V. 3. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability. 4. For soldering guidelines and thermal considerations, see the Device Packaging information on the Xilinx website. For Pb-free packages, see XAPP427. Recommended Operation Conditions Symbol TA VCCINT VCCIO Parameter Min Max Units I-Grade -40 +85 oC Q-Grade -40 +105 oC Supply voltage for internal logic and input buffers 3.0 3.6 V Supply voltage for output drivers for 3.3V operation 3.0 3.6 V Supply voltage for output drivers for 2.5V operation Ambient temperature 2.3 2.7 V VIL Low-level input voltage 0 0.80 V VIH High-level input voltage 2.0 5.5 V VO Output voltage 0 VCCIO V Quality and Reliability Characteristics Symbol Parameter Min Max Units 20 - Years TDR Data Retention NPE Program/Erase Cycles (Endurance) @ TA = 70 10,000 - Cycles VESD Electrostatic Discharge (ESD) 2,000 - Volts DC Characteristic Over Recommended Operating Conditions Symbol VOH Parameter Test Conditions Min Max Units - V Output high voltage for 3.3V outputs IOH = -4.0 mA 2.4 Output high voltage for 2.5V outputs IOH = -500 A 90% VCCIO - V Output low voltage for 3.3V outputs IOL = 8.0 mA - 0.4 V Output low voltage for 2.5V outputs IOL = 500 A - 0.4 V IIL Input leakage current VCC = Max; VIN = GND or VCC - 10 A IIH I/O high-Z leakage current VCC = Max; VIN = GND or VCC - 10 A VOL DS599 (v1.1) April 3, 2007 Product Specification www.xilinx.com 3 XA9572XL Automotive CPLD Symbol R Parameter Test Conditions I/O high-Z leakage current IIH Min Max Units VCC = Max; VCCIO = Max; VIN = GND or 3.6V - 10 A VCC Min < VIN < 5.5V - 50 A - 10 pF CIN I/O capacitance VIN = GND; f = 1.0 MHz ICC Operating supply current (low power mode, active) VIN = GND, No load; f = 1.0 MHz 20 (Typical) mA AC Characteristics XA9572XL-15 Symbol Parameter Min Max Units - 15.5 ns 12.0 - ns TPD I/O to output valid TSU I/O setup time before GCK TH I/O hold time after GCK 0 - ns GCK to output valid - 5.8 ns fSYSTEM Multiple FB internal operating frequency - 64.5 MHz TPSU I/O setup time before p-term clock input 7.6 - ns TPH I/O hold time after p-term clock input 0.0 - ns P-term clock output valid - 10.2 ns TOE GTS to output valid - 7.0 ns TOD GTS to output disable - 7.0 ns TPOE Product term OE to output enabled - 11.0 ns TPOD Product term OE to output disabled - 11.0 ns TAO GSR to output valid - 14.5 ns TPAO P-term S/R to output valid - 15.3 ns TWLH GCK pulse width (High or Low) 4.5 - ns Asynchronous preset/reset pulse width (High or Low) 7.0 - ns P-term clock pulse width (High or Low) 7.0 - ns TSUEC Clock enable setup 6.5 - ns THEC Clock enable hold 0 - ns TCO TPCO TAPRPW TPLH VTEST R1 Output Type VCCIO VTEST R1 R2 CL 3.3V 3.3V 320 360 35 pF 2.5V 2.5V 250 660 35 pF Device Output R2 CL DS058_03_081500 Figure 3: AC Load Circuit 4 www.xilinx.com DS599 (v1.1) April 3, 2007 Product Specification XA9572XL Automotive CPLD R Internal Timing Parameters XA9572XL-15 Symbol Parameter Min Max Units Buffer Delays TIN Input buffer delay - 3.5 ns TGCK GCK buffer delay - 1.8 ns TGSR GSR buffer delay - 4.5 ns TGTS GTS buffer delay - 7.0 ns TOUT Output buffer delay - 3.0 ns TEN Output buffer enable/disable delay - 0 ns Product Term Control Delays TPTCK Product term clock delay - 2.7 ns TPTSR Product term set/reset delay - 1.8 ns TPTTS Product term 3-state delay - 7.5 ns - 1.7 ns Internal Register and Combinatorial Delays TPDI Combinatorial logic propagation delay TSUI Register setup time 3.0 - ns THI Register hold time 3.5 - ns TECSU Register clock enable setup time 3.0 - ns TECHO Register clock enable hold time 3.5 - ns TCOI Register clock to output valid time - 1.0 ns TAOI Register async. S/R to output delay - 7.0 ns TRAI Register async. S/R recover before clock 10.0 - ns - 7.3 ns Fast CONNECT II feedback delay - 4.2 ns Incremental product term allocator delay - 1.0 ns Slew-rate limited delay - 4.5 ns TLOGI Internal logic delay Feedback Delays TF Time Adders TPTA TSLEW DS599 (v1.1) April 3, 2007 Product Specification www.xilinx.com 5 XA9572XL Automotive CPLD R XA9572XL I/O Pins Function Block Macrocell VQG44 VQG64 TQG100 BScan Order Function Block Macrocell VQG44 VQG64 TQG100 BScan Order 1 1 - - 16 213 3 1 - - 41 105 1 2 39 8 13 210 3 2 5 22 32 102 1 3 - 12 18 207 3 3 - 31 49 99 1 4 - 13 20 204 3 4 - 32 50 96 1 5 40 9 14 201 3 5 6 24 35 93 1 6 41 10 15 198 3 6 - 34 53 90 1 7 - - 25 195 3 7 - - 54 87 1 8 42 11 17 192 3 8 7 25 37 84 1 9 43(1) 15(1) 22(1) 189 3 9 8 27 42 81 1 10 - 18 28 186 3 10 - 39 60 78 1 11 44(1) 16(1) 23(1) 183 3 11 12 33 52 75 1 12 - 23 33 180 3 12 - 40 61 72 1 13 - - 36 177 3 13 - - 63 69 1 14 1(1) 17(1) 27(1) 174 3 14 13 35 55 66 1 15 2 19 29 171 3 15 14 36 56 63 1 16 - - 39 168 3 16 18 42 64 60 1 17 3 20 30 165 3 17 16 38 58 57 1 18 - - 40 162 3 18 - - 59 54 2 1 - - 87 159 4 1 - - 65 51 2 2 29 60 94 156 4 2 19 43 67 48 2 3 - 58 91 153 4 3 - 46 71 45 2 4 - 59 93 150 4 4 - 47 72 42 2 5 30 61 95 147 4 5 20 44 68 39 2 6 31 62 96 144 4 6 - 49 76 36 2 7 - - 3(2) 141 4 7 - - 77 33 2 8 32 63 97 138 4 8 21 45 70 30 2 9 33(1) 64(1) 99(1) 135 4 9 - - 66 27 2 10 - 1 1 132 4 10 - 51 81 24 2 11 34(1) 2(1) 4(1) 129 4 11 22 48 74 21 2 12 - 4 6 126 4 12 - 52 82 18 2 13 - - 8 123 4 13 - - 85 15 2 14 36(2) 5(2) 9 120 4 14 23 50 78 12 2 15 37 6 11 117 4 15 27 56 89 9 2 16 - - 10 114 4 16 - - 86 6 2 17 38 7 12 111 4 17 28 57 90 3 2 18 - - 92 108 4 18 - - 79 0 Notes: 1. Global control pin. 2. GTS1 6 www.xilinx.com DS599 (v1.1) April 3, 2007 Product Specification XA9572XL Automotive CPLD R XA9572XL Global, JTAG and Power Pins Pin Type VQG44 VQG64 TQG100 I/O/GCK1 43 15 22 I/O/GCK2 44 16 23 I/O/GCK3 1 17 27 I/O/GTS1 36 5 3 I/O/GTS2 34 2 4 I/O/GSR 33 64 99 TCK 11 30 48 TDI 9 28 45 TDO 24 53 83 TMS 10 29 47 VCCINT 3.3V 15, 35 3, 37 5, 57, 98 VCCIO 2.5V/3.3V 26 26, 55 26, 38, 51, 88 GND 4, 17, 25 14, 21, 41, 54 21, 31, 44, 62, 69, 75, 84, 100 No Connects - - 2, 7, 19, 24, 34, 43, 46, 73, 80 DS599 (v1.1) April 3, 2007 Product Specification www.xilinx.com 7 XA9572XL Automotive CPLD R Device Part Marking and Ordering Combination Information R XA9572XL TQG100 Device Type Package 15I Speed Operating Range * Device Ordering and Part Marking Number XA9572XL-15VQG44I XA9572XL-15VQG64I XA9572XL-15TQG100I XA9572XL-15VQG44Q XA9572XL-15VQG64Q XA9572XL-15TQG100Q This line not related to device part number 1 Sample package with part marking. Speed (pin-to-pin Pkg. delay) Symbol 15.5 ns VQG44 15.5 ns VQG64 15.5 ns TQG100 15.5 ns VQG44 15.5 ns VQG64 15.5 ns TQG100 No. of Pins 44-pin 64-pin 100-pin 44-pin 64-pin 100-pin Package Type Quad Flat Pack (VQFP) Quad Flat Pack (VQFP) Thin Quad Flat Pack (TQFP) Quad Flat Pack (VQFP) Quad Flat Pack (VQFP) Thin Quad Flat Pack (TQFP) Operating Range(1) I I I Q Q Q Notes: I-Grade: TA = -40 to +85C; Q-Grade: TA = -40 to +105C. XA9572XL -15 TQ Example: G 100 I Device Speed Grade Package Type Pb-Free Number of Pins Temperature Range XA9500XL Automotive Requirements and Recommendations Requirements The following requirements are for all automotive applications: 1. All automotive customers are required to keep the Macrocell Power selection set to low, and the Logic Optimization set to density when designing with ISE software. These are the default settings when XA9500XL devices are selected for design. These settings are found on the Process Properties page for Implement Design. See the ISE Online Help for details on these properties. 2. Use a monotonic, fast ramp power supply to power up XA9500XL . A VCC ramp time of less than 1 ms is required. 8 3. Do not float I/O pins during device operation. Floating I/O pins can increase ICC as input buffers will draw 1-2 mA per floating input. In addition, when I/O pins are floated, noise can propagate to the center of the CPLD. I/O pins should be appropriately terminated with keeper/bus-hold. Unused I/Os can also be configured as CGND (programmable GND). 4. Do not drive I/O pins without VCC/VCCIO powered. 5. Sink current when driving LEDs. Because all Xilinx CPLDs have N-channel pull-down transistors on outputs, it is required that an LED anode is sourced through a resistor externally to VCC. Consequently, this will give the brightest solution. 6. Avoid external pull-down resistors. Always use external pull-up resistors if external termination is required. This is because the XC9500XL Automotive CPLD, which www.xilinx.com DS599 (v1.1) April 3, 2007 Product Specification XA9572XL Automotive CPLD R includes some I/O driving circuits beyond the input and output buffers, may have contention with external pull-down resistors, and, consequently, the I/O will not switch as expected. 7. Do not drive I/Os pins above the VCCIO assigned to its I/O bank. a. The current flow can go into VCCIO and affect a user voltage regulator. b. It can also increase undesired leakage current associated with the device. c. If done for too long, it can reduce the life of the device. 8. Do not rely on the I/O states before the CPLD configures. 9. Use a voltage regulator which can provide sufficient current during device power up. As a rule of thumb, the regulator needs to provide at least three times the peak current while powering up a CPLD in order to guarantee the CPLD can configure successfully. 10. Ensure external JTAG terminations for TMS, TCK, TDI, TDO comply with IEEE 1149.1. All Xilinx CPLDs have internal weak pull-ups of ~50 k on TDI, TMS, and TCK. 11. Attach all CPLD VCC and GND pins in order to have necessary power and ground supplies around the CPLD. 12. Decouple all VCC and VCCIO pins with capacitors of 0.01 F and 0.1 F closest to the pins for each VCC/VCCIO-GND pair. 2. Include JTAG stakes on the PCB. JTAG stakes can be used to test the part on the PCB. They add benefit in reprogramming part on the PCB, inspecting chip internals with INTEST, identifying stuck pins, and inspecting programming patterns (if not secured). 3. XA9500XL Automotive CPLDs work with any power sequence, but it is preferable to power the VCCI (internal VCC) before the VCCIO for the applications in which any glitches from device I/Os are unwanted. 4. Do not disregard report file warnings. Software identifies potential problems when compiling, so the report file is worth inspecting to see exactly how your design is mapped onto the logic. 5. Understand the Timing Report. This report file provides a speed summary along with warnings. Read the timing file (*.tim) carefully. Analyze key signal chains to determine limits to given clock(s) based on logic analysis. 6. Review Fitter Report equations. Equations can be shown in ABEL-like format, or can also be displayed in Verilog or VHDL formats. The Fitter Report also includes switch settings that are very informative of other device behaviors. 7. Let design software define pinouts if possible. Xilinx CPLD software works best when it selects the I/O pins and manages resources for users. It can spread signals around and improve pin-locking. If users must define pins, plan resources in advance. Recommendations 8. Perform a post-fit simulation for all speeds to identify any possible problems (such as race conditions) that might occur when fast-speed silicon is used instead of slow-speed silicon. The following recommendations are for all automotive applications. 9. Distribute SSOs (Simultaneously Switching Outputs) evenly around the CPLD to reduce switching noise. 1. Use strict synchronous design (only one clocking event) if possible. A synchronous system is more robust than an asynchronous one. 10. Terminate high speed outputs to eliminate noise caused by very fast rising/falling edges. Warranty Disclaimer THIS WARRANTY DOES NOT EXTEND TO ANY IMPLEMENTATION IN AN APPLICATION OR ENVIRONMENT THAT IS NOT CONTAINED WITHIN XILINX SPECIFICATIONS. PRODUCTS ARE NOT DESIGNED TO BE FAIL-SAFE AND ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS. FURTHER, PRODUCTS ARE NOT WARRANTED FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF THE VEHICLE UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE AND ALSO A WARNING SIGNAL TO THE OPERATOR OF THE VEHICLE UPON FAILURE. USE OF PRODUCTS IN SUCH APPLICATIONS IS FULLY AT THE RISK OF CUSTOMER SUBJECT TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY. Further Reading The following Xilinx links go to relevant XC9500XL CPLD documentation, including XAPP111, Using the XC9500XL Timing Model, and XAPP784, Bulletproof CPLD Design Practices. Simply click on the link and scroll down. Data Sheets, Application Notes, and White Papers. DS599 (v1.1) April 3, 2007 Product Specification www.xilinx.com 9 XA9572XL Automotive CPLD R Packaging Revision History The following table shows the revision history for this document. 10 Date Version Revision 01/12/07 1.0 Initial Xilinx release. 04/03/07 1.1 Add programming temperature range warning on page 1. www.xilinx.com DS599 (v1.1) April 3, 2007 Product Specification