



MOTOROLA


**SG1525A/SG1527A
SG2525A/SG2527A
SG3525A/SG3527A**

3

PULSE WIDTH MODULATOR CONTROL CIRCUITS


The SG1525A/1527A series of pulse width modulator control circuits offer improved performance and lower external parts count when implemented for controlling all types of switching power supplies. The on-chip +5.1 volt reference is trimmed to $\pm 1\%$ and the error amplifier has an input common-mode voltage range that includes the reference voltage, thus eliminating the need for external divider resistors. A sync input to the oscillator enables multiple units to be slaved or a single unit to be synchronized to an external system clock. A wide range of dead time can be programmed by a single resistor connected between the CT and Discharge pins. These devices also feature built-in soft-start circuitry, requiring only an external timing capacitor. A shutdown pin controls both the soft-start circuitry and the output stages, providing instantaneous turn off through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands. The under voltage lockout inhibits the outputs and the changing of the soft-start capacitor when V_{CC} is below nominal. The output stages are totem-pole design capable of sinking and sourcing in excess of 200 mA. The output stage of the SG1525A series features NOR Logic resulting in a low output for an off state while the SG1527A series utilizes OR Logic which gives a high output when off. The devices are available in Military, Industrial and Commercial temperature ranges.

- 8.0 to 35 Volt Operation
- 5.1 Volt $\pm 1.0\%$ Trimmed Reference
- 100 Hz to 400 kHz Oscillator Range
- Separate Oscillator Sync Pin
- Adjustable Dead Time Control
- Input Undervoltage Lockout
- Latching PWM to Prevent Multiple Pulses
- Pulse-by-Pulse Shutdown
- Dual Source/Sink Outputs: ± 400 mA Peak




PULSE WIDTH MODULATOR CONTROL CIRCUITS

SILICON MONOLITHIC
INTEGRATED CIRCUITS



PIN CONNECTIONS



ORDERING INFORMATION

Device	Temperature Range	Package
SG1525AJ	-55 to +125°C	Ceramic DIP
SG1527AJ	-55 to +125°C	Ceramic DIP
SG2525AJ	-25 to +85°C	Ceramic DIP
SG2525AN	-25 to +85°C	Plastic DIP
SG2527AJ	-25 to +85°C	Ceramic DIP
SG2527AN	-25 to +85°C	Plastic DIP
SG3525AJ	0 to +70°C	Ceramic DIP
SG3525AN	0 to +70°C	Plastic DIP
SG3527AJ	0 to +70°C	Ceramic DIP
SG3527AN	0 to +70°C	Plastic DIP

MOTOROLA LINEAR/INTERFACE DEVICES

MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	+40	Vdc
Collector Supply Voltage	V _C	+40	Vdc
Logic Inputs	—	-0.3 to +5.5	V
Analog Inputs	—	-0.3 to V _{CC}	V
Output Current, Source or Sink	I _O	±500	mA
Reference Output Current	I _{ref}	50	mA
Oscillator Charging Current	—	5.0	mA
Power Dissipation (Plastic & Ceramic Package) T _A = +25°C (Note 2) T _C = +25°C (Note 3)	P _D	1000 2000	mW
Thermal Resistance Junction to Air Plastic and Ceramic Package	R _{θJA}	100	°C/W
Thermal Resistance Junction to Case Plastic and Ceramic Package	R _{θJC}	60	°C/W
Operating Junction Temperature	T _J	+150	°C
Storage Temperature Range Ceramic Package Plastic Package	T _{stg}	-65 to +150 -55 to +125	°C
Lead Temperature (Soldering, 10 Seconds)	T _{Solder}	+300	°C

NOTES:

1. Values beyond which damage may occur
2. Derate at 10 mW/°C for ambient temperatures above +50°C
3. Derate at 16 mW/°C for case temperatures above +25°C

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min.	Max.	Unit
Supply Voltage	V _{CC}	+8.0	+35	Vdc
Collector Supply Voltage	V _C	+4.5	+35	Vdc
Output Sink/Source Current (Steady State) (Peak)	I _O	0 0	±100 ±400	mA
Reference Load Current	I _{ref}	0	20	mA
Oscillator Frequency Range	f _{osc}	0.1	400	kHz
Oscillator Timing Resistor	R _T	2.0	150	kΩ
Oscillator Timing Capacitor	C _T	0.001	0.2	μF
Deadtime Resistor Range	R _D	0	500	Ω
Operating Ambient Temperature Range SG1525A, SG1527A SG2525A, SG2527A SG3525A, SG3527A	T _A	-55 -25 0	+125 +85 +70	°C

SG1525A, SG1527A, SG2525A, SG2527A, SG3525A, SG3527A

3

ELECTRICAL CHARACTERISTICS ($V_{CC} = +20$ Vdc, $T_A = T_{low}$ to T_{high} [Note 4], unless otherwise specified)

Characteristic	Symbol	SG1525A/2525A SG1527A/2527A			SG3525A SG3527A			Unit
		Min	Typ	Max	Min	Typ	Max	
REFERENCE SECTION								
Reference Output Voltage ($T_J = +25^\circ C$)	V_{ref}	5.05	5.10	5.15	5.00	5.10	5.20	Vdc
Line Regulation (+8.0 V $\leq V_{CC} \leq +35$ V)	ΔV_{line}	—	10	20	—	10	20	mV
Load Regulation (0 mA $\leq I_L \leq 20$ mA)	ΔV_{load}	—	20	50	—	20	50	mV
Temperature Stability	$\Delta V_{ref}/\Delta T$	—	20	—	—	20	—	mV
Total Output Variation Includes Line and Load Regulation over Temperature	ΔV_{ref}	5.00	—	5.20	4.95	—	5.25	Vdc
Short Circuit Current ($V_{ref} = 0$ V, $T_J = +25^\circ C$)	I_{SC}	—	80	100	—	80	100	mA
Output Noise Voltage (10 Hz $\leq f \leq 10$ kHz, $T_J = +25^\circ C$)	V_n	—	40	200	—	40	200	μV_{rms}
Long Term Stability ($T_J = +125^\circ C$) (Note 5)	S	—	20	50	—	20	50	mV khr

OSCILLATOR SECTION (Note 6, unless otherwise specified)

Initial Accuracy ($T_J = +25^\circ C$)	—	—	± 2.0	± 6.0	—	± 2.0	± 6.0	%
Frequency Stability with Voltage (+8.0 V $\leq V_{CC} \leq +35$ V)	$\frac{\Delta f_{osc}}{\Delta V_{CC}}$	—	± 0.3	± 1.0	—	± 1.0	± 2.0	%
Frequency Stability with Temperature	$\frac{\Delta f_{osc}}{\Delta T}$	—	± 3.0	—	—	± 3.0	—	%
Minimum Frequency ($R_T = 150$ k Ω , $C_T = 0.2$ μF)	f_{min}	—	50	—	—	50	—	Hz
Maximum Frequency ($R_T = 2.0$ k Ω , $C_T = 1.0$ nF)	f_{max}	400	—	—	400	—	—	kHz
Current Mirror ($ R_T = 2.0$ mA)	—	1.7	2.0	2.2	1.7	2.0	2.2	mA
Clock Amplitude	—	3.0	3.5	—	3.0	3.5	—	V
Clock Width ($T_J = +25^\circ C$)	—	0.3	0.5	1.0	0.3	0.5	1.0	μs
Sync Threshold	—	1.2	2.0	2.8	1.2	2.0	2.8	V
Sync Input Current (Sync Voltage = +3.5 V)	—	—	1.0	2.5	—	1.0	2.5	mA

ERROR AMPLIFIER SECTION ($V_{CM} = +5.1$ V)

Input Offset Voltage	V_{IO}	—	0.5	5.0	—	2.0	10	mV
Input Bias Current	I_{IB}	—	1.0	10	—	1.0	10	μA
Input Offset Current	I_{IO}	—	—	1.0	—	—	1.0	μA
DC Open Loop Gain ($R_L \geq 10$ M Ω)	A_{VOL}	60	75	—	60	75	—	dB
Low Level Output Voltage	V_{OL}	—	0.2	0.5	—	0.2	0.5	V
High Level Output Voltage	V_{OH}	3.8	5.6	—	3.8	5.6	—	V
Common Mode Rejection Ratio (+1.5 V $\leq V_{CM} \leq +5.2$ V)	CMRR	60	75	—	60	75	—	dB
Power Supply Rejection Ratio (+8.0 V $\leq V_{CC} \leq +35$ V)	PSRR	50	60	—	50	60	—	dB

PWM COMPARATOR SECTION

Minimum Duty Cycle	DC_{min}	—	—	0	—	—	0	%
Maximum Duty Cycle	DC_{max}	45	49	—	45	49	—	%
Input Threshold, Zero Duty Cycle (Note 6)	V_{TH}	0.6	0.9	—	0.6	0.9	—	V
Input Threshold, Maximum Duty Cycle (Note 6)	V_{TH}	—	3.3	3.6	—	3.3	3.6	V
Input Bias Current	I_{IB}	—	0.05	1.0	—	0.05	1.0	μA

ELECTRICAL CHARACTERISTICS (Continued)

Characteristic	Symbol	SG1525A/2525A SG1527A/2527A			SG3525A SG3527A			Unit
		Min	Typ	Max	Min	Typ	Max	
SOFT-START SECTION								
Soft-Start Current ($V_{\text{shutdown}} = 0 \text{ V}$)	—	25	50	80	25	50	80	μA
Soft-Start Voltage ($V_{\text{shutdown}} = 2.0 \text{ V}$)	—	—	0.4	0.6	—	0.4	0.6	V
Shutdown Input Current ($V_{\text{shutdown}} = 2.5 \text{ V}$)	—	—	0.4	1.0	—	0.4	1.0	mA
OUTPUT DRIVERS (Each Output, $V_{\text{CC}} = +20 \text{ V}$)								
Output Low Level ($I_{\text{sink}} = 20 \text{ mA}$) ($I_{\text{sink}} = 100 \text{ mA}$)	V_{OL}	—	0.2	0.4	—	0.2	0.4	V
—	—	1.0	2.0	—	1.0	2.0	—	
Output High Level ($I_{\text{source}} = 20 \text{ mA}$) ($I_{\text{source}} = 100 \text{ mA}$)	V_{OH}	18 17	19 18	—	18 17	19 18	—	V
Under Voltage Lockout (V_8 and $V_9 = \text{High}$)	V_{UL}	6.0	7.0	8.0	6.0	7.0	8.0	V
Collector Leakage, $V_C = +35 \text{ V}$ (Note 7)	I_{Cleak}	—	—	200	—	—	200	μA
Rise Time ($C_L = 1.0 \text{ nF}$, $T_J = 25^\circ\text{C}$)	t_r	—	100	600	—	100	600	ns
Fall Time ($C_L = 1.0 \text{ nF}$, $T_J = 25^\circ\text{C}$)	t_f	—	50	300	—	50	300	ns
Shutdown Delay ($V_{SD} = +3.0 \text{ V}$, $C_S = 0$, $T_J = +25^\circ\text{C}$)	t_{ds}	—	0.2	0.5	—	0.2	0.5	μs
Supply Current, ($V_{\text{CC}} = +35 \text{ V}$)	I_{CC}	—	14	20	—	14	20	mA

NOTES:

- 4. $T_{\text{low}} = -55^\circ\text{C}$ for SG1525A/1527A
 -25°C for SG2525A/2527A
 0°C for SG3525A/3527A
- 5. $T_{\text{high}} = +125^\circ\text{C}$ for SG1525A/1527A
 $+85^\circ\text{C}$ for SG2525A/2527A
 $+70^\circ\text{C}$ for SG3525A/3527A
- 5. Since long term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.
- 6. Tested at $f_{\text{osc}} = 40 \text{ kHz}$ ($R_T = 3.6 \text{ k}\Omega$, $C_T = 0.01 \mu\text{F}$, $R_D = 0 \Omega$).
- 7. Applies to SG1525A/2525A/3525A only, due to polarity of output pulses.

APPLICATION INFORMATION

SHUTDOWN OPTIONS (See Block Diagram, front page)

Since both the compensation and soft-start terminals (Pins 9 and 8) have current source pull-ups, either can readily accept a pull-down signal which only has to sink a maximum of 100 μA to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.

An alternate approach is the use of the shutdown circuitry of Pin 10 which has been improved to enhance the available shutdown options. Activating this circuit by applying a positive signal on Pin 10 performs two

functions: the PWM latch is immediately set providing the fastest turn-off signal to the outputs; and a 150 μA current sink begins to discharge the external soft-start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft-start capacitor, thus, allowing, for example, a convenient implementation of pulse-by-pulse current limiting. Holding Pin 10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn-on upon release.

Pin 10 should not be left floating as noise pickup could conceivably interrupt normal operation.

SG1525A, SG1527A, SG2525A, SG2527A, SG3525A, SG3527A

3

TYPICAL CHARACTERISTICS

FIGURE 1 — SG1525A OSCILLATOR SCHEMATIC




FIGURE 2 — OSCILLATOR CHARGE TIME versus R_T




FIGURE 3 — OSCILLATOR DISCHARGE TIME versus R_D




FIGURE 4 — SG1525A ERROR AMPLIFIER SCHEMATIC




FIGURE 5 — ERROR AMPLIFIER OPEN-LOOP FREQUENCY RESPONSE




FIGURE 6 — SG1525A OUTPUT CIRCUIT (1/2 CIRCUIT SHOWN)




FIGURE 7 — SG1525A/2525A/3525A
OUTPUT SATURATION CHARACTERISTICS






FIGURE 8 — SINGLE ENDED SUPPLY




For single-ended supplies, the driver outputs are grounded. The V_C terminal is switched to ground by the totem-pole transistors on alternate oscillator cycles.

FIGURE 10 — DRIVING POWER FETS




The low source impedance of the output drivers provides rapid charging of power FET input capacitance while minimizing external components.

FIGURE 9 — PUSH-PULL CONFIGURATION



In conventional push-pull bipolar designs, forward base drive is controlled by R1-R3. Rapid turn-off times for the power devices are achieved with speed-up capacitors C1 and C2.

FIGURE 11 — DRIVING TRANSFORMERS IN A HALF-BRIDGE CONFIGURATION



Low power transformers can be driven directly by the SG1525A. Automatic reset occurs during deadtime, when both ends of the primary winding are switched to ground.

FIGURE 12 — LAB TEST FIXTURE

