

IRF830, IRF831, IRF832, IRF833

File Number 1582

Power MOS Field-Effect Transistors**N-Channel Enhancement-Mode Power Field-Effect Transistors**



4.0A and 4.5A, 450V-500V

 $r_{DS(on)} = 1.5 \Omega$ and 2.0Ω **Features:**

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device

The IRF830, IRF831, IRF832 and IRF833 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF-types are supplied in the JEDEC TO-220AB plastic package.

N-CHANNEL ENHANCEMENT MODE**TERMINAL DIAGRAM****TERMINAL DESIGNATION**

JEDEC TO-220AB


Absolute Maximum Ratings

Parameter	IRF830	IRF831	IRF832	IRF833	Units
V_{DS} Drain - Source Voltage (①)	500	450	500	450	V
V_{DGR} Drain - Gate Voltage ($V_{GS} = 20 \text{ k}\Omega$) ②	500	450	500	450	V
$I_D @ T_C = 25^\circ\text{C}$ Continuous Drain Current	4.5	4.5	4.0	4.0	A
$I_D @ T_C = 100^\circ\text{C}$ Continuous Drain Current	3.0	3.0	2.5	2.5	A
I_{DM} Pulsed Drain Current ③	18	18	16	16	A
V_{GS} Gate - Source Voltage			± 20		V
$P_D @ T_C = 25^\circ\text{C}$ Max. Power Dissipation		75	(See Fig. 14)		W
Linear Derating Factor	0.6	(See Fig. 14)			W/ $^\circ\text{C}$
I_{LM} Inductive Current, Clamped	18	(See Fig. 15 and 16) L = 100 μH	16	16	A
T_J T_{stg} Operating Junction and Storage Temperature Range		-55 to 150			$^\circ\text{C}$
Lead Temperature	300 (0.063 in (1.6mm) from case for 10s)				$^\circ\text{C}$

IRF830, IRF831, IRF832, IRF833

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
V_{DSS} Drain - Source Breakdown Voltage	IRF830 IRF832 IRF831 IRF833	500 — 450 —	— — — —	— — — —	V	$V_{GS} = 0\text{V}$ $I_D = 250\mu\text{A}$
$V_{G(S)th}$ Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS} \cdot I_D = 250\mu\text{A}$
I_{GSS} Gate-Source Leakage Forward	ALL	—	—	500	nA	$V_{GS} = 20\text{V}$
I_{GSR} Gate-Source Leakage Reverse	ALL	—	—	500	nA	$V_{GS} = -20\text{V}$
I_{GSS} Zero Gate Voltage Drain Current	ALL	—	—	250	μA	$V_{DS} = \text{Max. Rating}, V_{GS} = 0\text{V}$
I_{GSS} Zero Gate Voltage Drain Current	ALL	—	—	1000	μA	$V_{DS} = \text{Max. Rating} \times 0.8, V_{GS} = 0\text{V}, T_C = 125^\circ\text{C}$
$I_{D(on)}$ On-State Drain Current ②	IRF830 IRF831 IRF832 IRF833	4.6 — 4.0 —	— — — —	— — — —	A	$V_{DS} > I_{D(on)} \times R_{DS(on) \text{ max.}}, V_{GS} = 10\text{V}$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ②	IRF830 IRF831 IRF832 IRF833	— — — —	1.3 — 1.5 —	1.5 — 2.0 —	Ω	$V_{GS} = 10\text{V}, I_D = 2.5\text{A}$
G_{fs} Forward Transconductance ②	ALL	2.5	3.25	—	S (W)	$V_{DS} > I_{D(on)} \times R_{DS(on) \text{ max.}}, I_D = 2.5\text{A}$
C_{iss} Input Capacitance	ALL	—	600	800	pF	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{ MHz}$
C_{oss} Output Capacitance	ALL	—	100	200	pF	See Fig. 10
C_{rss} Reverse Transfer Capacitance	ALL	—	30	60	pF	
$t_{d(on)}$ Turn-On Delay Time	ALL	—	—	30	ns	$V_{DS} = 225\text{V}, I_D = 2.5\text{A}, Z_o = 160\Omega$
t_r Rise Time	ALL	—	—	30	ns	See Fig. 17
$t_{d(off)}$ Turn-Off Delay Time	ALL	—	—	55	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	ALL	—	—	30	ns	
Q_g Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	22	30	nC	$V_{GS} = 10\text{V}, I_D = 6.0\text{A}, V_{DS} = 0.8 \text{ Max. Rating}$ See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)
Q_{gs} Gate-Source Charge	ALL	—	11	—	nC	
Q_{gd} Gate-Drain ("Miller") Charge	ALL	—	11	—	nC	
L_D Internal Drain Inductance	ALL	—	3.5	—	nH	Measured from the contact screw on tab to center of die.
		—	4.5	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
L_S Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.



Thermal Resistance

R_{thJC} Junction-to-Case	ALL	—	—	1.67	°C/W	
R_{thCS} Case-to-Sink	ALL	—	1.0	—	°C/W	Mounting surface flat, smooth, and greased.
R_{thJA} Junction-to-Ambient	ALL	—	—	80	°C/W	Free Air Operation

Source-Drain Diode Ratings and Characteristics

I_S Continuous Source Current (Body Diode)	IRF830 IRF831	—	—	4.5	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	IRF832 IRF833	—	—	4.0	A	
I_{SM} Pulse Source Current (Body Diode) ①	IRF830 IRF831	—	—	18	A	
	IRF832 IRF833	—	—	18	A	
V_{SD} Diode Forward Voltage ②	IRF830 IRF831	—	—	1.6	V	$T_C = 25^\circ\text{C}, I_S = 4.5\text{A}, V_{GS} = 0\text{V}$
	IRF832 IRF833	—	—	1.5	V	$T_C = 25^\circ\text{C}, I_S = 4.0\text{A}, V_{GS} = 0\text{V}$
t_{rr} Reverse Recovery Time	ALL	—	800	—	ns	$T_J = 150^\circ\text{C}, I_F = 4.5\text{A}, dI_F/dt = 100\text{ A}/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	ALL	—	4.8	—	μC	$T_J = 150^\circ\text{C}, I_F = 4.5\text{A}, dI_F/dt = 100\text{ A}/\mu\text{s}$
t_{on} Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

① $T_J = 25^\circ\text{C}$ to 150°C . ② Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$. ③ Repetitive Rating: Pulse width limited by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).

Standard Power MOSFETs

IRF830, IRF831, IRF832, IRF833




Fig. 1 – Typical Output Characteristics




Fig. 2 – Typical Transfer Characteristics




Fig. 3 – Typical Saturation Characteristics




Fig. 4 – Maximum Safe Operating Area




Fig. 5 – Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration

IRF830, IRF831, IRF832, IRF833




Fig. 6 – Typical Transconductance Vs. Drain Current




Fig. 7 – Typical Source-Drain Diode Forward Voltage




Fig. 8 – Breakdown Voltage Vs. Temperature




Fig. 9 – Normalized On-Resistance Vs. Temperature




Fig. 10 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 – Typical Gate Charge Vs. Gate-to-Source Voltage

IRF830, IRF831, IRF832, IRF833







Fig. 15 – Clamped Inductive Test Circuit



Fig. 16 – Clamped Inductive Waveforms




Fig. 17 – Switching Time Test Circuit




Fig. 18 – Gate Charge Test Circuit