NDS355AN - Fairchild - Pdf.Support

January 1997

NDS355AN

N-Channel Logic Level Enhancement Mode Field Effect Transistor

General Description Features

_______________________________________________________________________________

Absolute Maximum Ratings TA = 25°C unless otherwise noted

Symbol Parameter NDS355ANUnits

VDSS Drain-Source Voltage 30 V

VGSS Gate-Source Voltage - Continuous ±20 V

IDMaximum Drain Current - Continuous (Note 1a) 1.7 A

- Pulsed 10

PDMaximum Power Dissipation (Note 1a)0.5 W

(Note 1b) 0.46

TJ,TSTG Operating and Storage Temperature Range -55 to 150 °C

THERMAL CHARACTERISTICS

RθJA Thermal Resistance, Junction-to-Ambient (Note 1a) 250 °C/W

RθJC Thermal Resistance, Junction-to-Case (Note 1) 75 °C/W

NDS355AN Rev.C

1.7A, 30 V, RDS(ON) = 0.125 Ω @ VGS = 4.5 V

RDS(ON) = 0.085 Ω @ VGS = 10 V.

Industry standard outline SOT-23 surface mount package

using proprietary SuperSOTTM-3 design for superior

thermal and electrical capabilities.

High density cell design for extremely low RDS(ON).

Exceptional on-resistance and maximum DC current

capability.

Compact industry standard SOT-23 surface mount

package.

D

S

G

SuperSOTTM-3 N-Channel logic level enhancement mode

power field effect transistors are produced using Fairchild's

proprietary, high cell density, DMOS technology. This very high

density process is especially tailored to minimize on-state

resistance. These devices are particularly suited for low voltage

applications in notebook computers, portable phones, PCMCIA

cards, and other battery powered circuits where fast

switching, and low in-line power loss are needed in a very small

outline surface mount package.

http://store.iiic.cc/

Electrical Characteristics (TA = 25°C unless otherwise noted)

Symbol Parameter Conditions Min Typ Max Units

OFF CHARACTERISTICS

BVDSS Drain-Source Breakdown Voltage VGS = 0 V, ID = 250 µA 30 V

IDSS Zero Gate Voltage Drain Current VDS = 24 V, VGS = 0 V 1µA

TJ =125°C 10 µA

IGSSF Gate - Body Leakage, Forward VGS = 20 VDS = 0 V 100 nA

IGSSR Gate - Body Leakage, Reverse VGS = -20 V, VDS = 0 V -100 nA

ON CHARACTERISTICS (Note 2)

VGS(th) Gate Threshold Voltage VDS = VGS, ID = 250 µA11.6 2V

TJ =125°C 0.5 1.2 1.5

RDS(ON) Static Drain-Source On-Resistance VGS = 4.5 V, ID = 1.7 A0.105 0.125 Ω

TJ =125°C 0.16 0.23

VGS = 10 V, ID = 1.9 A0.065 0.085

ID(ON) On-State Drain Current VGS = 4.5 V, VDS = 5 V 6A

gFS Forward Transconductance VDS = 5 V, ID= 1.7 A 3.5 S

DYNAMIC CHARACTERISTICS

Ciss Input Capacitance VDS = 15 V, VGS = 0 V,

f = 1.0 MHz 195 pF

Coss Output Capacitance 135 pF

Crss Reverse Transfer Capacitance 48 pF

SWITCHING CHARACTERISTICS (Note 2)

td(on)Turn - On Delay Time VDD = 10 V, ID = 1 A,

VGS = 10 V, RGEN = 6 Ω10 20 ns

trTurn - On Rise Time 13 25 ns

td(off) Turn - Off Delay Time 13 25 ns

tfTurn - Off Fall Time 4 10 ns

td(on)Turn - On Delay Time VDD = 5 V, ID = 1 A,

VGS = 4.5 V, RGEN = 6 Ω10 20 ns

trTurn - On Rise Time 32 60 ns

td(off) Turn - Off Delay Time 10 20 ns

tfTurn - Off Fall Time 5 10 ns

QgTotal Gate Charge VDS = 10 V, ID = 1.7 A,

VGS = 5 V 3.5 5nC

Qgs Gate-Source Charge 0.8 nC

Qgd Gate-Drain Charge 1.7 nC

NDS355AN Rev.C

http://store.iiic.cc/

Electrical Characteristics (TA = 25°C unless otherwise noted)

Symbol Parameter Conditions Min Typ Max Units

DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS

ISMaximum Continuous Drain-Source Diode Forward Current 0.42 A

ISM Maximum Pulsed Drain-Source Diode Forward Current 10 A

VSD Drain-Source Diode Forward Voltage VGS = 0 V, IS =0.42 A (Note 2)0.8 1.2 V

Notes:

1. RθJA is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. RθJC is guaranteed by

design while RθCA is determined by the user's board design.

PD(t)=TJ−TA

RθJA

(t)=TJ−TA

RθJC

+RθCA

(t)=ID

2(t)×RDS(ON)TJ

Typical RθJA using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

a. 250oC/W when mounted on a 0.02 in2 pad of 2oz copper.

b. 270oC/W when mounted on a 0.001 in2 pad of 2oz copper.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%.

NDS355AN Rev.C

1a 1b

http://store.iiic.cc/

NDS355AN Rev.C

Figure 1. On-Region Characteristics.

00.5 11.5 22.5 3

0

2

4

6

8

10

V , DRAIN-SOURCE VOLTAGE (V)

I , DRAIN-SOURCE CURRENT (A)

3.5

3.0

5.0

V =10V

GS

DS

D

4.5

4.0

6.0

7.0

Figure 2. On-Resistance Variation

with Drain Current and Gate Voltage.

0 1 2 3 4 5

0.4

0.6

0.8

1

1.2

1.4

1.6

1.8

2

I , DRAIN CURRENT (A)

DRAIN-SOURCE ON-RESISTANCE

T = 125°C

J

25°C

D

V = 4.5 V

GS

-55°C

R , NORMALIZED

DS(on)

Figure 4. On-Resistance Variation

with Drain Current and Temperature.

-50 -25 025 50 75 100 125 150

0.6

0.8

1

1.2

1.4

1.6

T , JUNCTION TEMPERATURE (°C)

DRAIN-SOURCE ON-RESISTANCE

J

R , NORMALIZED

DS(ON)

ID= 1.6A

VGS = 4.5V

Figure 3. On-Resistance Variation

with Temperature.

11.5 22.5 33.5 4

0

1

2

3

4

5

V , GATE TO SOURCE VOLTAGE (V)

I , DRAIN CURRENT (A)

25°C

125°C

V = 5.0V

DS

GS

D

T = -55°C

J

Figure 5. Transfer Characteristics.

-50 -25 025 50 75 100 125 150

0.6

0.7

0.8

0.9

1

1.1

1.2

T , JUNCTION TEMPERATURE (°C)

GATE-SOURCE THRESHOLD VOLTAGE

J

I = 250µA

D

V = V

DS GS

V , NORMALIZED

th

Figure 6. Gate Threshold Variation

with Temperature.

0 2 4 6 8 10

0.4

0.6

0.8

1

1.2

1.4

1.6

1.8

2

I , DRAIN CURRENT (A)

DRAIN-SOURCE ON-RESISTANCE

V = 3.5V

GS

D

R , NORMALIZED

DS(on)

4.0

6.0 7

5.0

4.5

10

Typical Electrical Characteristics

http://store.iiic.cc/

NDS355AN Rev.C

Typical Electrical Characteristics (continued)

-50 -25 0 25 50 75 100 125 150

0.92

0.96

1

1.04

1.08

1.12

T , JUNCTION TEMPERATURE (°C)

DRAIN-SOURCE BREAKDOWN VOLTAGE

I = 250µA

D

BV , NORMALIZED

DSS

J

Figure 7. Breakdown Voltage Variation with

Temperature.

0.1 0.2 0.5 1 2 5 10 20 30

20

40

60

100

200

300

500

V , DRAIN TO SOURCE VOLTAGE (V)

CAPACITANCE (pF)

DS

C

iss

f = 1 MHz

V = 0V

GS

C

oss

C

rss

Figure 9. Capacitance Characteristics.

00.2 0.4 0.6 0.8 11.2

0.0001

0.001

0.01

0.1

1

5

V , BODY DIODE FORWARD VOLTAGE (V)

I , REVERSE DRAIN CURRENT (A)

T = 125°C

J

25°C

-55°C

V = 0V

GS

SD

S

Figure 8. Body Diode Forward Voltage Variation with

Source Current and Temperature.

0 2 4 6 8

0

2

4

6

8

10

Q , GATE CHARGE (nC)

V , GATE-SOURCE VOLTAGE (V)

g

GS

I = 1.6A

D10V

15V

V = 5V

DS

Figure 10. Gate Charge Characteristics.

G

D

S

VDD

RL

V

IN

OUT

VGS DUT

RGEN

Figure 11. Switching Test Circuit. Figure 12. Switching Waveforms.

10%

50%

90%

10%

90%

50%

VIN

VOUT

on off

d(off) f

r

d(on)

t t

ttt

t

INVERTED

10%

PULSE WIDTH

http://store.iiic.cc/

NDS355AN Rev.C

Typical Electrical Characteristics (continued)

0246810

0

1

2

3

4

5

6

7

I , DRAIN CURRENT (A)

g , TRANSCONDUCTANCE (SIEMENS)

T = -55°C

J

25°C

D

FS

V = 5.0V

DS

125°C

Figure 13. Transconductance Variation with Drain

Current and Temperature.

00.1 0.2 0.3 0.4

0

0.2

0.4

0.6

0.8

1

2oz COPPER MOUNTING PAD AREA (in )

STEADY-STATE POWER DISSIPATION (W)

2

1b

1a

4.5"x5" FR-4 Board

T = 25 C

Still Air

Ao

Figue 15. SuperSOTTM _ 3 Maximum

Steady-State Power Dissipation versus Copper

Mounting Pad Area.

0.1 0.2 0.5 1 2 5 10 20 30 50

0.01

0.03

0.1

0.3

1

3

5

10

30

V , DRAI N-SOURCE VOLTAGE (V)

I , DRAIN CURRENT (A)

DS

D

DC

1s

10ms

100ms

1ms

RDS(ON) LIMIT

V = 4.5V

SINGLE PULSE

R =See Note1b

T = 25°C

GS

A

θJA

100us

Figure 14. Maximum Safe Operating Area.

00.1 0.2 0.3 0.4

1.2

1.4

1.6

1.8

2

2oz COPPER MOUNTING PAD AREA (in )

I , STEADY-STATE DRAIN CURRENT (A)

2

1b

1a

D

4.5"x5" FR-4 Board

T = 25 C

Still Air

V = 4.5V

Ao

GS

Figure 16. Maximum Steady-State Drain

Current versus Copper Mounting Pad Area.

0.0001 0.001 0.01 0.1 110 100 300

0.001

0.002

0.005

0.01

0.02

0.05

0.1

0.2

0.5

1

t , TIME (sec)

TRANSIENT THERMAL RESISTANCE

Duty Cycle, D = t /t

12

R (t) = r(t) * R

R = See Note 1b

θJA

T - T = P * R (t)

θJA

A

J

P(pk)

t

1 t

2

r(t), NORMALIZED EFFECTIVE

1

Single Pulse

D = 0.5

0.1

0.05

0.02

0.01

0.2

Figure 17. Transient Thermal Response Curve.

Note : Characterization performed using the conditions described in note 1b. Transient thermal response will

change depending on the circuit board design.

http://store.iiic.cc/

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER

NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD

DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT

OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT

RIGHTS, NOR THE RIGHTS OF OTHERS.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is

not intended to be an exhaustive list of all such trademarks.

LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT

DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or

systems which, (a) are intended for surgical implant into

the body, or (b) support or sustain life, or (c) whose

failure to perform when properly used in accordance

with instructions for use provided in the labeling, can be

reasonably expected to result in significant injury to the

user.

2. A critical component is any component of a life

support device or system whose failure to perform can

be reasonably expected to cause the failure of the life

support device or system, or to affect its safety or

effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification Product Status Definition

Advance Information

Preliminary

No Identification Needed

Obsolete

This datasheet contains the design specifications for

product development. Specifications may change in

any manner without notice.

This datasheet contains preliminary data, and

supplementary data will be published at a later date.

Fairchild Semiconductor reserves the right to make

changes at any time without notice in order to improve

design.

This datasheet contains final specifications. Fairchild

Semiconductor reserves the right to make changes at

any time without notice in order to improve design.

This datasheet contains specifications on a product

that has been discontinued by Fairchild semiconductor.

The datasheet is printed for reference information only.

Formative or

In Design

First Production

Full Production

Not In Production

OPTOLOGIC™

OPTOPLANAR™

PACMAN™

POP™

Power247™

PowerTrench

QFET™

QS™

QT Optoelectronics™

Quiet Series™

SILENT SWITCHER

FAST

FASTr™

FRFET™

GlobalOptoisolator™

GTO™

HiSeC™

ISOPLANAR™

LittleFET™

MicroFET™

MicroPak™

MICROWIRE™

Rev. H4



ACEx™

Bottomless™

CoolFET™

CROSSVOLT™

DenseTrench™

DOME™

EcoSPARK™

E2CMOSTM

EnSignaTM

FACT™

FACT Quiet Series™

SMART START™

STAR*POWER™

Stealth™

SuperSOT™-3

SuperSOT™-6

SuperSOT™-8

SyncFET™

TinyLogic™

TruTranslation™

UHC™

UltraFET



STAR*POWER is used under license

VCX™

http://store.iiic.cc/