DS26LV31T 3-V Enhanced CMOS Quad Differential Line Driver
1 Features
• Industrial product meets TIA/EIA-422-B (RS-422)
and ITU-T V.11 recommendation
• Military product conforms to TIA/EIA-422-B
(RS-422)
• Interoperable with existing 5V RS-422 networks
• Industrial and military temperature range
• VOD of 2-V min over operating conditions
• Balanced output crossover for low EMI (typical
within 40 mV of 50% voltage level)
• Low power design (330 μW at 3.3V static)
• ESD ≥ 7 kV on cable I/O pins (HBM)
• Specified AC parameter:
– Maximum driver skew:2 ns
– Maximum transition time: 10 ns
• Pin compatible with DS26C31
• High Output Impedance in Power-Off Condition
• Available in SOIC packaging
• Standard microcircuit drawing (SMD) 5962-98584
2 Applications
• Motor Control: Brushless DC and Brushed DC
• Field Transmitters: Temperature Sensors and
Pressure Sensors
3 Description
The DS26LV31T is a high-speed quad differential
CMOS driver that meets the requirements of both TIA/
EIA-422-B and ITU-T V.11. The CMOS DS26LV31T
features low static ICC of 100 μA MAX which makes it
ideal for battery powered and power conscious
applications.
Differential outputs have the same VOD specifies (≥2
V) as the 5 V version.
The EN and EN* inputs allow active Low or active
High control of the TRI-STATE outputs. The enables
are common to all four drivers. Protection diodes
protect all the driver inputs against electrostatic
discharge. Outputs have enhanced ESD protection
providing greater than 7 kV tolerance. The driver and
enable inputs (DI, EN, EN*) are compatible with low
voltage LVTTL and LVCMOS devices.
Device Information
PART NUMBER PACKAGE(1) BODY SIZE (NOM)
DS26LV31T D (16) 9.90 mm x 3.91 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Encoder Interpolation
Electronics
A
Servo Drive
Encoder
Phase A
D
D
D
D
B
Z
Status
R
R
R
R
Encoder
Phase B
Encoder
Index
Status
Motion Controller
DS26LV31T DS26LV32AT
Application schematic
www.ti.com
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020
Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 1
Product Folder Links: DS26LV31T
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
Table of Contents
1 Features............................................................................1
2 Applications..................................................................... 1
3 Description.......................................................................1
4 Revision History.............................................................. 2
5 Pin Configuration and Functions...................................3
6 Specifications.................................................................. 4
6.1 Absolute Maximum Ratings........................................ 4
6.2 ESD Ratings............................................................... 4
6.3 Recommended Operating Conditions.........................4
6.4 Thermal Resistance Characteristics........................... 4
6.5 Electrical Characteristics.............................................5
6.6 Switching Characteristics - Industrial DS26LV31T......6
6.7 Switching Characteristics - Military DS26LV31W .......6
6.8 Typical Characteristics................................................ 7
7 Parameter Measurement Information............................ 8
8 Detailed Description......................................................10
8.1 Overview................................................................... 10
8.2 Functional Block Diagram......................................... 10
8.3 Feature Description...................................................10
8.4 Device Functional Modes..........................................10
9 Application and Implementation.................................. 11
9.1 Application Information..............................................11
9.2 Typical Application.................................................... 11
10 Power Supply Recommendations..............................13
11 Layout........................................................................... 14
11.1 Layout Guidelines................................................... 14
11.2 Layout Example...................................................... 14
12 Device and Documentation Support..........................15
12.1 Documentation Support.......................................... 15
12.2 Receiving Notification of Documentation Updates..15
12.3 Support Resources................................................. 15
12.4 Trademarks.............................................................15
12.5 Electrostatic Discharge Caution..............................15
12.6 Glossary..................................................................15
13 Mechanical, Packaging, and Orderable
Information.................................................................... 15
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision C (February 2013) to Revision D (June 2020) Page
• Added Feature: High Output Impedance in Power-Off Condition.......................................................................1
• Added Device Information table, ESD Ratings table. Thermal Information table, Feature Description section,
Device Functional Modes, Application and Implementation section, Power Supply Recommendations section,
Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable
Information section............................................................................................................................................. 1
Changes from Revision B (March 1999) to Revision C (February 2013) Page
• Changed layout of National Data Sheet to TI format.......................................................................................... 1
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020 www.ti.com
2Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DS26LV31T
5 Pin Configuration and Functions
D1
D4
D2
D3
(16) VCC
(15) DI 4
(14) DO 4+
(13) DO 4-
(12) EN*
(11) DO 3-
(10) DO 3+
(9) DI 3
Di 1 (1)
DO 1+ (2)
DO 1- (3)
EN (4)
DO 2- (5)
DO 2+ (6)
DI 2 (7)
GND (8)
Figure 5-1. Dual-In-Line Package (Top View)
Pin Functions
PIN I/O(1) DESCRIPTION
NAME NO.
DI 1 1 I Driver 1 input
DO 1+ 2 O Driver 1 output
DO 1- 3 O Driver 1 inverted output
EN 4 I Active high enable
DO 2- 5 O Driver 2 inverted output
DO 2+ 6 O Driver 2 output
DI 2 7 I Driver 2 input
GND 8 G Ground pin
DI 3 9 I Dirver 3 input
DO 3+ 10 O Driver 3 output
DO 3- 11 O Driver 3 inverted output
EN* 12 I Active low enable
DO 4- 13 O Driver 4 inverted output
DO 4+ 14 O Driver 4 output
DI 4 15 I Driver 4 input
VCC 16 P Power pin
(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.
www.ti.com
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020
Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 3
Product Folder Links: DS26LV31T
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1) (2)
MIN MAX UNIT
VCC Supply Voltage −0.5 7 V
EN, EN* Enable Input Voltage −0.5 VCC+ 0.5 V
DI Driver Input Voltage −0.5 VCC+ 0.5 V
Clamp Diode Current −20 20 mA
DC Output Current, per pin −150 150 mA
Driver Output Voltage
(Power Off: DO+, DO−) −0.5 7 V
Tstg Storage temperature −65 150 °C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
6.2 ESD Ratings
VALUE UNIT
V (ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC
JS-001(1)
Driver output pins ±7000 V
Other pins ±2500
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN NOM MAX UNIT
VCC Supply Voltage 3 3.3 3.6 V
TAOperating Free Air Temperature Range DS26LV31T −40 25 85 °C
DS26LV31W −55 25 125 °C
Input Rise and Fall Time 500 ns
6.4 Thermal Resistance Characteristics
THERMAL METRIC(1)
DS26LV31T
UNITSOIC (D)
16 Pins
R θJA Junction-to-ambient thermal resistance 73.6 °C/W
R θJB Junction-to-board thermal resistance 32.5 °C/W
R θJC Junction-to-board thermal resistance 31.1 °C/W
ψ JT Junction-to-top characterization parameter 3.7 °C/W
ψ JB Junction-to-board characterization parameter 30.8 °C/W
R θJC(bot) Junction-to-case (bottom) thermal resistance n/a °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application
report.
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020 www.ti.com
4Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DS26LV31T
6.5 Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)(1) (2)
PARAMETER TEST CONDITIONS Pin MIN TYP MAX UNIT
VOD1 Output Differential Voltage RL = ∞ (No Load)
DO+,
DO−
3.3 4 V
VOD2 Output Differential Voltage RL = 100 Ω (Figure 7-1),
IO ≥ 20 mA
2 2.6 V
ΔVOD2
Change in Magnitude of Output
Differential Voltage −400 7 400 mV
VOD3 Output Differential Voltage
RL = 3900 Ω (V.11)
Figure 7-1 and (3) 3.2 3.6 V
VOC Common Mode Voltage
RL = 100 Ω (Figure 7-1)
1.5 2 V
ΔVOC
Change in Magnitude of
Common Mode Voltage −400 6 400 mV
IOZ TRI-STATE Leakage Current VOUT = VCC or GND Drivers Disabled ±0.5 ±20 μA
ISC Output Short Circuit Current
VOUT = 0 V
VIN = VCC or GND (4)
TA = −40°C to
+85°C −40 −70 −150 mA
TA = −55°C to
+125°C (5) −30 −160 mA
IOFF Output Leakage Current
VCC = 0 V, VOUT = 3 V or 6 V 0.03 100 μA
VCC = 0 V,
VOUT = −0.25 V
TA = −40°C to
+85°C −0.08 −100 μA
TA = −55°C to
+125°C −200 μA
VIH High Level Input Voltage
DI, EN,
EN*
2 VCC V
VIL Low Level Input Voltage GND 0.8 V
IIH High Level Input Current VIN = VCC 10 μA
IIL Low Level Input Current VIN = GND −10 μA
VCL Input Clamp Voltage IIN = −18 mA −1.5 V
ICC Power Supply Current
No Load,
VIN (all) = VCC or
GND
TA = −40°C to
+85°C VCC
100 μA
TA = −55°C to
+125°C 125 μA
(1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground
except differential voltages VOD1, VOD2, VOD3.
(2) All typicals are given for VCC = +3.3 V, TA = +25°C.
(3) This specification limit is for compliance with TIA/EIA-422-B and ITU-T V.11.
(4) Only one output shorted at a time. The output (true or complement) is configured High.
(5) This parameter does not meet the TIA/EIA-422-B specification.
www.ti.com
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020
Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 5
Product Folder Links: DS26LV31T
6.6 Switching Characteristics - Industrial DS26LV31T
over operating free-air temperature range (unless otherwise noted)(1) (2)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
tPHLD
Differential Propagation Delay High
to Low
RL = 100 Ω, CL = 50 pF
(Figure 7-2 and Figure 7-3)
6 10.5 16 ns
tPLHD
Differential Propagation Delay Low
to High 6 11 16 ns
tSKD
Differential Skew (same channel) |
tPHLD − tPLHD|0.5 2 ns
tSK1 Skew, Pin to Pin (same device) 1 2 ns
tSK2 Skew, Part to Part (3) 3 5 ns
tTLH
Differential Transition Time Low to
High (20% to 80%) 4.2 10 ns
tTHL
Differential Transition Time High to
Low (80% to 20%) 4.7 10 ns
tPHZ Disable Time High to Z
(Figure 7-4 and Figure 7-5)
12 20 ns
tPLZ Disable Time Low to Z 9 20 ns
tPZH Enable Time Z to High 22 32 ns
tPZL Enable Time Z to Low 22 32 ns
fmax Maximum Operating Frequency (4) 32 MHz
(1) f = 1 MHz, tr and tf ≤ 6 ns, 10% to 90%.
(2) See TIA/EIA-422-B specifications for exact test conditions.
(3) Devices are at the same VCC and within 5°C within the operating temperature range.
(4) All channels switching, output duty cycle criteria is 40%/60% measured at 50%. This parameter is specified by design and
characterization.
6.7 Switching Characteristics - Military DS26LV31W
over operating free-air temperature range (unless otherwise noted) (1) (2)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
tPHLD
Differential Propagation Delay High
to Low
RL = 100 Ω, CL = 50 pF
(Figure 7-2 and Figure 7-3)5 25 ns
tPLHD
Differential Propagation Delay Low
to High
(Figure 7-4 and Figure 7-5)
5 25 ns
tSKD
Differential Skew (same channel) |
tPHLD − tPLHD|5 ns
tSK1 Skew, Pin to Pin (same device) 5 ns
tPHZ Disable Time High to Z 35 ns
tPLZ Disable Time Low to Z 35 ns
tPZH Enable Time Z to High 40 ns
tPZL Enable Time Z to Low 40 ns
(1) f = 1 MHz, tr and tf ≤ 6 ns, 10% to 90%.
(2) See TIA/EIA-422-B specifications for exact test conditions.
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020 www.ti.com
6Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DS26LV31T
6.8 Typical Characteristics
Figure 6-1. Voltage vs Time
www.ti.com
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020
Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 7
Product Folder Links: DS26LV31T
7 Parameter Measurement Information
D
R/L 2
R/L 2
DI
S1
Driver
Enabled
VOC VOD
D0+
D0-
2 V
0.8 V
Figure 7-1. Differential Driver DC Test Circuit
D CL
CL
CL
RL
50 Ÿ
Generator
Driver
Enabled
D0+
D0-
DI
Figure 7-2. Differential Driver Propagation Delay and Transition Time Test Circuit
VOD
D0+
D0-
DIN
GND
VOH
VOL
20%
0 V
80% 80%
20%
0 V
tPLHD tPLHD
1.5 V 1.5 V
tTLH
tTHL
0 V (Differential)
3 V
A. Generator waveform for all tests unless otherwise specified: f = 1 MHz, Duty Cycle = 50% ZO = 50 Ω, tr ≤ 10 ns, tf ≤ 10.
B. CL includes probe and fixture capacitance
Figure 7-3. Differential Driver Propagation Delay and Transition Time Waveforms
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020 www.ti.com
8Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DS26LV31T
S1 S3
VCC
EN
CL
110
VCC
EN
EN*
D0+
D0-
S2
Test
Point
A. If EN is the input, then EN* = High
B. If EN* is the input, then EN = Low
Figure 7-4. Driver Single-Ended TRI-STATE Test Circuit
Input = EN or
EN*
S1 = VCC
S2 = DO+
S3 = GND
And / or
S1 = GND
S2 = D0-
S3 = GND
Input = EN or
EN*
S1 = GND
S2 = DO+
S3 = VCC
And / or
S1 = VCC
S2 = D0-
S3 = VCC
VOL + 0.3 V
VOH - 0.3 V
1.3 V
1.3 V
tPHZ
tPLZ
tPZH
tPZL
1.5 V1.5 V
EN
EN*
3 V
0 V
VOH
§*1'
§9CC
VOL
VOL
Figure 7-5. Driver Single-Ended TRI-STATE Waveforms
www.ti.com
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020
Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 9
Product Folder Links: DS26LV31T
8 Detailed Description
8.1 Overview
The DS26LV31T is a high speed CMOS quadruple differential line drivers with 3-state outputs. The devices are
designed to be similar to TIA/EIA-422-B and ITU Recommendation V.11 drivers with a single 3.3-V power supply.
The drivers also integrate active-high and active-low enables for precise device control.
8.2 Functional Block Diagram
DI 1 (1)
DO 1+ (2)
DO 1- (3)
DI 2 (7)
DI 3 (9)
DI 4 (15)
DO 2+ (6)
DO 2- (5)
DO 3+ (10)
DO 3- (11)
DO 4+ (14)
DO 4- (13)
EN (4)
EN* (12)
8.3 Feature Description
The devices can be configured using the EN and EN* logic inputs to select transmitter output. A logic high on the
EN pin or a logic low on the EN* pin enables the device to operate. These pins are simply a way to configure the
logic to match that of the receiving or transmitting controller or microprocessor.
The DS26LV31T are optimized for balanced-bus transmission at switching rates up to 32 MHz.
The CMOS DS26LV31T consumes low static ICC of 100 uA MAX that makes it ideal for battery powered
applications.
8.4 Device Functional Modes
Table 8-1. Truth Table
Enables(1) Iput Outputs
EN EN* DI DO+ DO-
L H X Z Z
All other combinations of enable inputs L L H
H H L
(1) L = Low logic state, X = Irrelevant, H = High logic state, Z = TRI-STATE
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020 www.ti.com
10 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DS26LV31T
9 Application and Implementation
Note
Information in the following applications sections is not part of the TI component specification, and TI
does not warrant its accuracy or completeness. TI’s customers are responsible for determining
suitability of components for their purposes. Customers should validate and test their design
implementation to confirm system functionality.
9.1 Application Information
When designing a system that uses drivers, receivers, and transceivers, proper cable termination is essential for
highly reliable applications with reduced reflections in the transmission line. If termination is used, it can be
placed at the end of the cable near the last receiver. A single driver and receiver, TI DS26LV31T and
DS26LV32AT, respectively, were tested at room temperature with a 3.3-V supply voltage. For laboratory
experiments, 100 feet of 120-Ω, 24-AWG, twisted-pair cable (Bertek) was used. The communication was
succssful with 1Mbps data rate.
9.2 Typical Application
9.2.1 Application
Encoder Interpolation
Electronics
A
Servo Drive
Encoder
Phase A
D
D
D
D
B
Z
Status
R
R
R
R
Encoder
Phase B
Encoder
Index
Status
Motion Controller
DS26LV31T DS26LV32AT
Figure 9-1. Application Schematic - Encoder Application
9.2.2 Design Requirements
Resistor and capacitor (if used) termination values are shown for each laboratory experiment, but vary from
system to system. For example, the termination resistor, RT, must be within 20% of the characteristic
impedance, Zo, of the cable and can vary from about 80 Ω to 120 Ω.
This example requires the following:
• 3.3-V power source
• RS-485 bus operating at 32 MHz or less
• Connector that ensures the correct polarity for port pins
9.2.3 Detailed Design Procedure
Ensure values in Absolute Maximum Ratings are not exceeded. Supply voltage, VIH, and VIL must comply with
Recommended Operating Conditions. Place the device close to bus connector to keep traces (stub) short to
www.ti.com
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020
Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 11
Product Folder Links: DS26LV31T
prevent adding reflections to the bus line. If desired, add external fail-safe biasing to ensure 200 mV on the A-B
port, if the drive is in high impedance state.
General application guidelines and hints for differential drivers and receivers may be found in the following
application notes:
•AN-214 Transmission Line Drivers and Receivers for TIA/EIA Standards RS-422 and RS-423
•AN-457 High Speed, Low Skew RS-422 Drivers and Receivers Solve Critical System Timing Problems
•AN-805 Calculating Power Dissipation for Differential Line Drivers
•AN-847 FAILSAFE Biasing of Differential Buses
•AN-903 A Comparison of Differential Termination
•AN-912 Common Data Transmission Parameters and their Definitions
•AN-916 A Practical Guide To Cable Selection
9.2.3.1 Power Decoupling Recommendations
Bypass caps must be used on power pins. High frequency ceramic (surface mount is recommended) 0.1 μF in
parallel with 0.01 μF at the power supply pin. A 10 μF or greater solid tantalum or electrolytic should be
connected at the power entry point on the printed circuit board.
Figure 9-2. Typical Driver Connection - RT is optional although highly recommended to reduce reflection
Figure 9-3. Typical Driver Connection
DATA IN
D0-
D0+
3 V
0 V
VOH
VOL
Figure 9-4. Typical Driver Output Waveforms
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020 www.ti.com
12 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DS26LV31T
9.2.4 Application Performance Plots
Differential 120-Ω Terminated Output Waveforms (Cat 5E Cable). The DO measured at the TX end
Figure 9-5. Voltage vs Time
10 Power Supply Recommendations
Place a 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high
impedance power supplies.
www.ti.com
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020
Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 13
Product Folder Links: DS26LV31T
11 Layout
11.1 Layout Guidelines
For best operational performance of the device, use good PCB layout practices, including:
• Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance
power sources local to the analog circuitry. Connect low-ESR, 0.1-μF ceramic bypass capacitors between
supply pin and ground, placed as close to the device as possible.
• Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective
methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
and analog grounds, paying attention to the flow of the ground current.
• To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it
is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed
to in parallel with the noisy trace.
• Keep the length of input traces as short as possible. Always remember that the input traces are the most
sensitive part of the circuit.
• Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce
leakage currents from nearby traces that are at different potentials.
11.2 Layout Example
Input 2
1A1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VCC
0.1 PF
DS26LV31T
1Y
1Z
Differential
Output 1 Input 1
2Y
2A
GND
G
2Z
VCC
4A
4Y
3Z
3Y
3A
4Z
G
Differential
Output 2
Active Low
Enable
Figure 11-1. Trace Layout on PCB and Recommendations
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020 www.ti.com
14 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: DS26LV31T
12 Device and Documentation Support
TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device,
generate code, and develop solutions are listed below.
12.1 Documentation Support
12.1.1 Related Documentation
12.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on
Subscribe to updates to register and receive a weekly digest of any product information that has changed. For
change details, review the revision history included in any revised document.
12.3 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
12.4 Trademarks
TI E2E™ is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
12.6 Glossary
TI Glossary This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
www.ti.com
DS26LV31T
SNLS114D – MARCH 1999 – REVISED JULY 2020
Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 15
Product Folder Links: DS26LV31T
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead finish/
Ball material
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
DS26LV31TM/NOPB ACTIVE SOIC D 16 48 RoHS & Green SN Level-1-260C-UNLIM -40 to 85 DS26LV31
TM
DS26LV31TMX/NOPB ACTIVE SOIC D 16 2500 RoHS & Green SN Level-1-260C-UNLIM -40 to 85 DS26LV31
TM
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 2
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
DS26LV31TMX/NOPB SOIC D 16 2500 330.0 16.4 6.5 10.3 2.3 8.0 16.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 16-Jun-2020
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
DS26LV31TMX/NOPB SOIC D 16 2500 367.0 367.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 16-Jun-2020
Pack Materials-Page 2
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated