DS90UB903QSQE/NOPB - NATIONAL SEMICONDUCTOR

DS90UB903Q,DS90UB904Q

DS90UB903Q/DS90UB904Q 10 - 43MHz 18 Bit Color FPD-Link III Serializer and

Deserializer with Bidirectional Control Channel

Literature Number: SNLS332C

DS90UB903Q/DS90UB904Q

January 14, 2011

10 - 43MHz 18 Bit Color FPD-Link III Serializer and

Deserializer with Bidirectional Control Channel

General Description

The DS90UB903Q/DS90UB904Q chipset offers a FPD-Link

III interface with a high-speed forward channel and a bidirec-

tional control channel for data transmission over a single

differential pair. The DS90UB903Q/904Q incorporates differ-

ential signaling on both the high-speed forward channel and

bidirectional control channel data paths. The Serializer/ De-

serializer pair is targeted for direct connections between

graphics host controller and displays modules. This chipset is

ideally suited for driving video data to displays requiring 18-

bit color depth (RGB666 + HS, VS, and DE) along with

bidirectional control channel bus. The primary transport con-

verts 21 bit data over a single high-speed serial stream, along

with a separate low latency bidirectional control channel

transport that accepts control information from an I2C port.

Using National’s embedded clock technology allows trans-

parent full-duplex communication over a single differential

pair, carrying asymmetrical bidirectional control channel in-

formation in both directions. This single serial stream simpli-

fies transferring a wide data bus over PCB traces and cable

by eliminating the skew problems between parallel data and

clock paths. This significantly saves system cost by narrowing

data paths that in turn reduce PCB layers, cable width, and

connector size and pins.

In addition, the Deserializer inputs provide equalization con-

trol to compensate for loss from the media over longer dis-

tances. Internal DC balanced encoding/decoding is used to

support AC-Coupled interconnects.

The Serializer is offered in a 40-pin lead in LLP and Deseri-

alizer is offered in a 48-pin LLP packages.

Features

■10 MHz to 43 MHz input PCLK support

■210 Mbps to 903 Mbps data throughput

■Single differential pair interconnect

■Bidirectional control interface channel with I2C support

■Embedded clock with DC Balanced coding to support AC-

coupled interconnects

■Capable to drive up to 10 meters shielded twisted-pair

■I2C compatible serial interface

■Single hardware device addressing pin

■Up to 4 General Purpose Input (GPI)/ Output (GPO)

■LOCK output reporting pin and AT-SPEED BIST diagnosis

feature to validate link integrity

■Integrated termination resistors

■1.8V- or 3.3V-compatible parallel bus interface

■Single power supply at 1.8V

■ISO 10605 ESD and IEC 61000-4-2 ESD compliant

■Automotive grade product: AEC-Q100 Grade 2 qualified

■Temperature range −40°C to +105°C

■No reference clock required on Deserializer

■Programmable Receive Equalization

■EMI/EMC Mitigation

—DES Programmable Spread Spectrum (SSCG)

outputs

—DES Receiver staggered outputs

Applications

■Automotive Display Systems

—Central Information Displays

—Navigation Displays

—Rear Seat Entertainment

—Touch Screen Displays

Typical Application Diagram

30125427

FIGURE 1. Typical Application Circuit

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

DS90UB903Q/DS90UB904Q 10 - 43MHz 18 Bit Color FPD-Link III Serializer and Deserializer with

Bidirectional Control Channel

Block Diagrams

30125428

FIGURE 2. Block Diagram

30125429

FIGURE 3. Application Block Diagram

www.national.com 2

DS90UB903Q/DS90UB904Q

Ordering Information

NSID Package Description Quantity SPEC Package ID

DS90UB903QSQE 40-pin LLP, 6.0 X 6.0 X 0.8 mm, 0.5 mm pitch 250 NOPB SQA40A

DS90UB903QSQ 40-pin LLP, 6.0 X 6.0 X 0.8 mm, 0.5 mm pitch 1000 NOPB SQA40A

DS90UB903QSQX 40-pin LLP, 6.0 X 6.0 X 0.8 mm, 0.5 mm pitch 4500 NOPB SQA40A

DS90UB904QSQE 48-pin LLP, 7.0 X 7.0 X 0.8 mm, 0.5 mm pitch 250 NOPB SQA48A

DS90UB904QSQ 48-pin LLP, 7.0 X 7.0 X 0.8 mm, 0.5 mm pitch 1000 NOPB SQA48A

DS90UB904QSQX 48-pin LLP, 7.0 X 7.0 X 0.8 mm, 0.5 mm pitch 4500 NOPB SQA48A

Note: Automotive Grade (Q) product incorporates enhanced manufacturing and support processes for the automotive market,

including defect detection methodologies. Reliability qualification is compliant with the requirements and temperature grades

defined in the AEC Q100 standard. Automotive Grade products are identified with the letter Q. For more information go to

http://www.national.com/automotive.

DS90UB903Q Pin Diagram

30125419

Serializer - DS90UB903Q — Top View

3 www.national.com

DS90UB903Q/DS90UB904Q

DS90UB903Q Serializer Pin Descriptions

Pin Name Pin No. I/O, Type Description

LVCMOS PARALLEL INTERFACE

DIN[20:0] 5, 4, 3, 2, 1,

40, 39, 38, 37,

36, 35, 33, 32,

30, 29, 28, 27,

26, 25, 24, 23

Inputs, LVCMOS

w/ pull down

Parallel data inputs.

PCLK 6 Input, LVCMOS

w/ pull down

Pixel Clock Input Pin. Strobe edge set by TRFB control register.

GENERAL PURPOSE OUTPUT (GPO)

GPO[3:0] 22, 21, 20, 19 Output,

LVCMOS

General-purpose output pins can be used to control and respond to various

commands.

BIDIRECTIONAL CONTROL BUS - I2C COMPATIBLE

SCL 7 Input/Output,

Open Drain

Clock line for the bidirectional control bus communication

SCL requires an external pull-up resistor to VDDIO.

SDA 8 Input/Output,

Open Drain

Data line for the bidirectional control bus communication

SDA requires an external pull-up resistor to VDDIO.

MODE 12 Input, LVCMOS

w/ pull down

I2C Mode select

MODE = L, Master mode (default); Device generates and drives the SCL clock line.

Device is connected to slave peripheral on the bus. (Serializer initially starts up in

Standby mode and is enabled through remote wakeup by Deserializer)

MODE = H, Slave mode; Device accepts SCL clock input and attached to an I2C

controller master on the bus. Slave mode does not generate the SCL clock, but

uses the clock generated by the Master for the data transfers.

ID[x] 9 Input, analog Device ID Address Select

Resistor to Ground and 10 kΩ pull-up to 1.8V rail. See Table 3

CONTROL AND CONFIGURATION

PDB 13 Input, LVCMOS

w/ pull down

Power down Mode Input Pin.

PDB = H, Serializer is enabled and is ON.

PDB = L, Serailizer is in Power Down mode. When the Serializer is in Power Down,

the PLL is shutdown, and IDD is minimized. Programmed control register data are

NOT retained and reset to default values

RES 10, 11 Input, LVCMOS

w/ pull down

Reserved.

This pin MUST be tied LOW.

FPD-LINK III INTERFACE

DOUT+ 17 Input/Output,

CML

Non-inverting differential output, bidirectional control channel input. The

interconnect must be AC Coupled with a 100 nF capacitor.

DOUT- 16 Input/Output,

CML

Inverting differential output, bidirectional control channel input. The interconnect

must be AC Coupled with a 100 nF capacitor.

POWER AND GROUND

VDDPLL 14 Power, Analog PLL Power, 1.8V ±5%

VDDT 15 Power, Analog Tx Analog Power, 1.8V ±5%

VDDCML 18 Power, Analog CML & Bidirectional Channel Driver Power, 1.8V ±5%

VDDD 34 Power, Digital Digital Power, 1.8V ±5%

VDDIO 31 Power, Digital Power for I/O stage. The single-ended inputs and SDA, SCL are powered from

VDDIO. VDDIO can be connected to a 1.8V ±5% or 3.3V ±10%

VSS DAP

Ground, DAP DAP must be grounded. DAP is the large metal contact at the bottom side, located

at the center of the LLP package. Connected to the ground plane (GND) with at

least 16 vias.

www.national.com 4

DS90UB903Q/DS90UB904Q

DS90UB904Q Pin Diagram

30125420

Deserializer - DS90UB904Q — Top View

5 www.national.com

DS90UB903Q/DS90UB904Q

DS90UB904Q Deserializer Pin Descriptions

Pin Name Pin No. I/O, Type Description

LVCMOS PARALLEL INTERFACE

ROUT[20:0] 5, 6, 8, 9, 10,

11, 12, 13, 14,

15, 16, 18, 19,

21, 22, 23, 24,

25, 26, 27, 28

Outputs,

LVCMOS

Parallel data outputs.

PCLK 4 Output,

LVCMOS

Pixel Clock Output Pin.

Strobe edge set by RRFB control register.

GENERAL PURPOSE INPUT (GPI)

GPI[3:0] 30, 31, 32, 33 Input, LVCMOS General-purpose input pins can be used to control and respond to various

commands.

BIDIRECTIONAL CONTROL BUS - I2C COMPATIBLE

SCL 2 Input/Output,

Open Drain

Clock line for the bidirectional control bus communication

SCL requires an external pull-up resistor to VDDIO.

SDA 1 Input/Output,

Open Drain

Data line for bidirectional control bus communication

SDA requires an external pull-up resistor to VDDIO.

MODE 47 Input, LVCMOS

w/ pull up

I2C Mode select

MODE = L, Master mode; Device generates and drives the SCL clock line, where

required such as Read. Device is connected to slave peripheral on the bus.

MODE = H, Slave mode (default); Device accepts SCL clock input and attached to

an I2C controller master on the bus. Slave mode does not generate the SCL clock,

but uses the clock generated by the Master for the data transfers.

ID[x] 48 Input, analog Device ID Address Select

Resistor to Ground and 10 kΩ pull-up to 1.8V rail. See Table 4

CONTROL AND CONFIGURATION

PDB 35 Input, LVCMOS

w/ pull down

Power down Mode Input Pin.

PDB = H, Deserializer is enabled and is ON.

PDB = L, Deserializer is in Power Down mode. When the Deserializer is in Power

Down. Programmed control register data are NOT retained and reset to default

values.

LOCK 34 Output,

LVCMOS

LOCK Status Output Pin.

LOCK = H, PLL is Locked, outputs are active

LOCK = L, PLL is unlocked, ROUT and PCLK output states are controlled by

OSS_SEL control register. May be used as Link Status.

RES 38, 39, 43, 46 -

Reserved.

Pin 46: This pin MUST be tied LOW.

Pin 43: Leave pin open.

Pins 38, 39: Route to test point or leave open if unused.

BIST MODE

BISTEN 44 Input, LVCMOS

w/ pull down

BIST Enable Pin.

BISTEN = H, BIST Mode is enabled.

BISTEN = L, BIST Mode is disabled.

PASS 37 Output,

LVCOMS

PASS Output Pin for BIST mode.

PASS = H, ERROR FREE Transmission

PASS = L, one or more errors were detected in the received payload.

Leave Open if unused. Route to test point (pad) recommended.

FPD-LINK III INTERFACE

RIN+ 41 Input/Output,

CML

Noninverting differential input, bidirectional control channel output. The

interconnect must be AC Coupled with a 100 nF capacitor.

RIN- 42 Input/Output,

CML

Inverting differential input, bidirectional control channel output. The interconnect

must be AC Coupled with a 100 nF capacitor.

www.national.com 6

DS90UB903Q/DS90UB904Q

Pin Name Pin No. I/O, Type Description

POWER AND GROUND

VDDSSCG 3 Power, Digital SSCG Power, 1.8V ±5%

Power supply must be connected regardless if SSCG function is in operation.

VDDIO1/2/3 29, 20, 7 Power, Digital LVCMOS I/O Buffer Power, The single-ended outputs and control input are powered

from VDDIO. VDDIO can be connected to a 1.8V ±5% or 3.3V ±10%

VDDD 17 Power, Digital Digital Core Power, 1.8V ±5%

VDDR 36 Power, Analog Rx Analog Power, 1.8V ±5%

VDDCML 40 Power, Analog Bidirectional Channel Driver Power, 1.8V ±5%

VDDPLL 45 Power, Analog PLL Power, 1.8V ±5%

VSS DAP Ground, DAP

DAP must be grounded. DAP is the large metal contact at the bottom side, located

at the center of the LLP package. Connected to the ground plane (GND) with at

least 16 vias.

7 www.national.com

DS90UB903Q/DS90UB904Q

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required,

please contact the National Semiconductor Sales Office/

Distributors for availability and specifications.

Supply Voltage – VDDn (1.8V) −0.3V to +2.5V

Supply Voltage – VDDIO −0.3V to +4.0V

LVCMOS Input Voltage I/O

Voltage −0.3V to + (VDDIO + 0.3V)

CML Driver I/O Voltage (VDD) −0.3V to +(VDD + 0.3V)

CML Receiver I/O Voltage

(VDD) −0.3V to (VDD + 0.3V)

Junction Temperature +150°C

Storage Temperature −65°C to +150°C

Maximum Package Power

Dissipation Capacity Package 1/θJA °C/W above +25°

Package Derating:

DS90UB903Q 40L LLP

θJA

(based on 16 thermal vias)

30.7 °C/W

θJC

(based on 16 thermal vias)

6.8 °C/W

DS90UB904Q 48L LLP

θJA

(based on 16 thermal vias)

26.9 °C/W

θJC

(based on 16 thermal vias)

4.4 °C/W

ESD Rating (IEC 61000-4-2) RD = 330Ω, CS = 150pF

Air Discharge

(DOUT+, DOUT-, RIN+, RIN-) ≥±25 kV

Contact Discharge

(DOUT+, DOUT-, RIN+, RIN-) ≥±10 kV

ESD Rating (ISO10605) RD = 330Ω, CS = 150/330pF

ESD Rating (ISO10605) RD = 2KΩ, CS = 150/330pF

Air Discharge

(DOUT+, DOUT-, RIN+, RIN-) ≥±15 kV

Contact Discharge

(DOUT+, DOUT-, RIN+, RIN-) ≥±10 kV

ESD Rating (HBM) ≥±8 kV

For soldering specifications:

see product folder at www.national.com and

www.national.com/ms/MS/MS-SOLDERING.pdf

Recommended Operating

Conditions

Min Nom Max Units

Supply Voltage

(VDDn)

1.71 1.8 1.89 V

LVCMOS Supply

Voltage (VDDIO)

1.71 1.8 1.89 V

LVCMOS Supply

Voltage (VDDIO)

3.0 3.3 3.6 V

Supply Noise

VDDn (1.8V) 25 mVp-p

VDDIO (1.8V) 25 mVp-p

VDDIO (3.3V) 50 mVp-p

Operating Free Air

Temperature (TA)-40 +25 +105 °C

PCLK Clock

Frequency

10 43 MHz

Electrical Characteristics (Note 2, Note 3, Note 4)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol Parameter Conditions Min Typ Max Units

LVCMOS DC SPECIFICATIONS 3.3V I/O (SER INPUTS, DES OUTPUTS, GPI, GPO, CONTROL INPUTS AND OUTPUTS)

VIH High Level Input Voltage VIN = 3.0V to 3.6V 2.0 VIN V

VIL Low Level Input Voltage VIN = 3.0V to 3.6V GND 0.8 V

IIN Input Current VIN = 0V or 3.6V

VIN = 3.0V to 3.6V -20 ±1 +20 µA

VOH High Level Output Voltage VDDIO = 3.0V to 3.6V 2.4 VDDIO V

VOL Low Level Output Voltage VDDIO = 3.0V to 3.6V

IOH = +4 mA GND 0.4 V

IOS Output Short Circuit Current VOUT = 0V Serializer

GPO Outputs -24

Deserializer

LVCMOS Outputs -39

IOZ TRI-STATE® Output Current PDB = 0V,

VOUT = 0V or VDD

LVCMOS Outputs -20 ±1 +20 µA

LVCMOS DC SPECIFICATIONS 1.8V I/O (SER INPUTS, DES OUTPUTS, GPI, GPO, CONTROL INPUTS AND OUTPUTS)

VIH High Level Input Voltage VIN = 1.71V to 1.89V 0.65 VIN VIN +0.3 V

VIL Low Level Input Voltage VIN = 1.71V to 1.89V GND 0.35 VIN

IIN Input Current VIN = 0V or 1.89V

VIN = 1.71V to 1.89V -20 ±1 +20 µA

www.national.com 8

DS90UB903Q/DS90UB904Q

Symbol Parameter Conditions Min Typ Max Units

VOH High Level Output Voltage VDDIO = 1.71V to 1.89V

IOH = −4 mA

VDDIO -

0.45 VDDIO V

VOL Low Level Output Voltage VDDIO = 1.71V to 1.89V

IOL = +4 mA

Deserializer

LVCMOS Outputs GND 0.45 V

IOS Output Short Circuit Current VOUT = 0V Serializer

GPO Outputs -11

Deserializer

LVCMOS Outputs -20

IOZ TRI-STATE® Output Current PDB = 0V,

VOUT = 0V or VDD

LVCMOS Outputs -20 ±1 +20 µA

CML DRIVER DC SPECIFICATIONS (DOUT+, DOUT-)

|VOD|Output Differential Voltage RT = 100Ω (Figure 7)268 340 412 mV

ΔVOD

Output Differential Voltage

Unbalance

RL = 100Ω 1 50 mV

VOS Output Differential Offset

Voltage

RL = 100Ω

(Figure 7)

VDD (MIN) -

VOD (MAX)

VDD - VOD

VDD (MAX) -

VOD (MIN)

ΔVOS Offset Voltage Unbalance RL = 100Ω 1 50 mV

IOS Output Short Circuit Current DOUT+/- = 0V -27 mA

RTDifferential Internal

Termination Resistance

Differential across DOUT+ and DOUT- 80 100 120 Ω

CML RECEIVER DC SPECIFICATIONS (RIN+, RIN-)

VTH

Differential Threshold High

Voltage

(Figure 8) +90

VTL Differential Threshold Low

Voltage -90

VIN Differential Input Voltage

Range

RIN+ - RIN- 180 mV

IIN

Input Current VIN = VDD or 0V,

VDD = 1.89V -20 ±1 +20 µA

RTDifferential Internal

Termination Resistance

Differential across RIN+ and RIN- 80 100 120 Ω

SER/DES SUPPLY CURRENT *DIGITAL, PLL, AND ANALOG VDD

IDDT Serializer (Tx)

VDDn Supply Current

(includes load current)

RT = 100Ω

WORST CASE pattern

(Figure 5)

VDDn = 1.89V

PCLK = 43 MHz

Default Registers

62 90

RT = 100Ω

RANDOM PRBS-7 pattern 55

IDDIOT Serializer (Tx)

VDDIO Supply Current

(includes load current)

RT = 100Ω

WORST CASE pattern

(Figure 5)

VDDIO = 1.89V

PCLK = 43 MHz

Default Registers

2 5

VDDIO = 3.6V

PCLK = 43 MHz

Default Registers

7 15

IDDTZ Serializer (Tx) Supply Current

Power-down

PDB = 0V; All other

LVCMOS Inputs = 0V

VDDn = 1.89V 370 775

µA

IDDIOTZ VDDIO = 1.89V 55 125

VDDIO = 3.6V 65 135

9 www.national.com

DS90UB903Q/DS90UB904Q

Symbol Parameter Conditions Min Typ Max Units

IDDR Deserializer (Rx) VDDn

Supply Current (includes load

current)

VDDn = 1.89V

CL = 8 pF

WORST CASE Pattern

(Figure 5)

PCLK = 43 MHz

SSCG[3:0] = ON

Default Registers 60 96

VDDn = 1.89V

CL = 8 pF

RANDOM PRBS-7 Pattern

PCLK = 43 MHz

Default Registers 53

IDDIOR Deserializer (Rx) VDDIO

Supply Current (includes load

current)

VDDIO = 1.89V

CL = 8 pF

WORST CASE Pattern

(Figure 5)

PCLK = 43 MHz

Default Registers 21 32

VDDIO = 3.6V

CL = 8 pF

WORST CASE Pattern

PCLK = 43 MHz

Default Registers 49 83

IDDRZ Deserializer (Rx) Supply

Current Power-down

PDB = 0V; All other

LVCMOS Inputs = 0V

VDDn = 1.89V 42 400

µA

IDDIORZ VDDIO = 1.89V 8 40

VDDIO = 3.6V 350 800

Recommended Serializer Timing for PCLK (Note 12)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol Parameter Conditions Min Typ Max Units

tTCP Transmit Clock Period 10 MHz – 43 MHz 23.3 T 100 ns

tTCIH Transmit Clock Input High

Time 0.4T 0.5T 0.6T ns

tTCIL Transmit Clock Input Low

Time 0.4T 0.5T 0.6T ns

tCLKT PCLK Input Transition Time

(Figure 9)0.5 3 ns

fOSC Internal oscillator clock

source

25 MHz

www.national.com 10

DS90UB903Q/DS90UB904Q

Serializer Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol Parameter Conditions Min Typ Max Units

tLHT CML Low-to-High

Transition Time

RL = 100Ω (Figure 6) 150 330 ps

tHLT CML High-to-Low

Transition Time

RL = 100Ω (Figure 6) 150 330 ps

tDIS Data Input Setup to PCLK Serializer Data Inputs

(Figure 10)

2.0 ns

tDIH Data Input Hold from PCLK 2.0 ns

tPLD Serializer PLL Lock Time RL = 100Ω (Note 5, Note 11) 1 2 ms

tSD Serializer Delay RT = 100Ω

PCLK = 10–43 MHz

(Figure 12)

6.386T

+ 5

6.386T

+ 12

6.386T

+ 19.7 ns

tJIND Serializer Output

Deterministic Jitter

Serializer output intrinsic deterministic

jitter . Measured (cycle-cycle) with

PRBS-7 test pattern

PCLK = 43 MHz

(Note 4, Note 13)

0.13 UI

tJINR Serializer Output Random

Jitter

Serializer output intrinsic random jitter

(cycle-cycle). Alternating-1,0 pattern.

PCLK = 43 MHz

(Note 4, Note 13)

0.04 UI

tJINT Peak-to-peak Serializer

Output Jitter

Serializer output peak-to-peak jitter

includes deterministic jitter, random

jitter, and jitter transfer from serializer

input. Measured (cycle-cycle) with

PRBS-7 test pattern.

PCLK = 43 MHz

(Note 4, Note 13)

0.396 UI

λSTXBW Serializer Jitter Transfer

Function -3 dB Bandwidth

PCLK = 43 MHz

Default Registers

(Figure 18) (Note 4)

1.90 MHz

δSTX Serializer Jitter Transfer

Function (Peaking)

PCLK = 43 MHz

Default Registers

(Figure 18 ) (Note 4)

0.944 dB

δSTXf Serializer Jitter Transfer

Function (Peaking

Frequency)

PCLK = 43 MHz

Default Registers

(Figure 18) (Note 4)

500 kHz

11 www.national.com

DS90UB903Q/DS90UB904Q

Deserializer Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol Parameter Conditions Pin/Freq. Min Typ Max Units

tRCP Receiver Output Clock Period tRCP = tTCP PCLK 23.3 T 100 ns

tPDC PCLK Duty Cycle Default Registers

SSCG[3:0] = OFF

PCLK 45 50 55 %

tCLH

LVCMOS Low-to-High Transition

Time

VDDIO: 1.71V to 1.89V or

3.0 to 3.6V,

CL = 8 pF (lumped load)

Default Registers

(Figure 14) (Note 10)

PCLK 1.3 2.0 2.8

tCHL LVCMOS High-to-Low Transition

Time 1.3 2.0 2.8

tCLH

LVCMOS Low-to-High Transition

Time

VDDIO: 1.71V to 1.89V or

3.0 to 3.6V,

CL = 8 pF (lumped load)

Default Registers

(Figure 14) (Note 10)

Deserializer ROUTn

Data Outputs 1.6 2.4 3.3

tCHL LVCMOS High-to-Low Transition

Time 1.6 2.4 3.3

tROS ROUT Setup Data to PCLK VDDIO: 1.71V to 1.89V or

3.0V to 3.6V,

CL = 8 pF (lumped load)

Default Registers

Deserializer ROUTn

Data Outputs

0.38T 0.5T

tROH ROUT Hold Data to PCLK

0.38T 0.5T

tDD Deserializer Delay

Default Registers

(RRFB = 1)

(Figure 15)

10 MHz–43 MHz

4.571T

+ 8

4.571T

+ 12

4.571T

+ 16 ns

tDDLT Deserializer Data Lock Time (Figure 13) (Note 5) 10 MHz–43 MHz 10 ms

tRJIT Receiver Input Jitter Tolerance (Figure 17, Figure 19)

(Note 13, Note 14)

43 MHz 0.53 UI

tRCJ Receiver Clock Jitter PCLK

SSCG[3:0] = OFF

(Note 6, Note 10)

10 MHz 300 550

43 MHz 120 250

tDPJ Deserializer Period Jitter PCLK

SSCG[3:0] = OFF

(Note 7, Note 10)

10 MHz 425 600

43 MHz 320 480

tDCCJ Deserializer Cycle-to-Cycle Clock

Jitter

PCLK

SSCG[3:0] = OFF

(Note 8, Note 10)

10 MHz 320 500

43 MHz 300 500

fdev Spread Spectrum Clocking

Deviation Frequency

LVCMOS Output Bus

SSC[3:0] = ON

(Figure 20)

20 MHz–43 MHz ±0.5% to

±2.0% %

fmod Spread Spectrum Clocking

Modulation Frequency

20 MHz–43 MHz 9 kHz to

66 kHz kHz

www.national.com 12

DS90UB903Q/DS90UB904Q

Bidirectional Control Bus AC Timing Specifications (SCL, SDA) - I2C

Compliant (Figure 4)

Over recommended supply and temperature ranges unless otherwise specified.

Symbol Parameter Conditions Min Typ Max Units

RECOMMENDED INPUT TIMING REQUIREMENTS (Note 12)

fSCL SCL Clock Frequency >0 100 kHz

tLOW SCL Low Period fSCL = 100 kHz 4.7 µs

tHIGH SCL High Period 4.0 µs

tHD:STA

Hold time for a start or a repeated start

condition 4.0 µs

tSU:STA

Set Up time for a start or a repeated

start condition 4.7 µs

tHD:DAT Data Hold Time 0 3.45 µs

tSU:DAT Data Set Up Time 250 ns

tSU:STO Set Up Time for STOP Condition 4.0 µs

trSCL & SDA Rise Time 1000 ns

tfSCL & SDA Fall Time 300 ns

CbCapacitive load for bus 400 pF

SWITCHING CHARACTERISTICS (Note 11)

fSCL SCL Clock Frequency

Serializer MODE = 0 – R/W

kHz

Deserializer MODE = 0 – READ

tLOW SCL Low Period

Serializer MODE = 0 – R/W

Deserializer MODE = 0 – READ

tHIGH SCL High Period

Serializer MODE = 0 – R/W

Deserializer MODE = 0 – READ

tHD:STA

Hold time for a start or a repeated start

condition

Serializer MODE = 0

tSU:STA

Set Up time for a start or a repeated

start condition

Serializer MODE = 0

tHD:DAT Data Hold Time 0 3.45 µs

tSU:DAT Data Set Up Time 250 ns

tSU:STO Set Up Time for STOP Condition Serializer MODE = 0 4.0 µs

tfSCL & SDA Fall Time 300 ns

tBUF

Bus free time between a stop and start

condition

Serializer MODE = 0 4.7 µs

tTIMEOUT NACK Time out

Serializer MODE = 1 1

Deserializer MODE = 1

13 www.national.com

DS90UB903Q/DS90UB904Q

30125436

FIGURE 4. Bidirectional Control Bus Timing

Bidirectional Control Bus DC Characteristics (SCL, SDA) - I2C Compliant

Over recommended supply and temperature ranges unless otherwise specified.

Symbol Parameter Conditions Min Typ Max Units

VIH Input High Level SDA and SCL 0.7 x

VDDIO

VDDIO V

VIL Input Low Level Voltage SDA and SCL GND 0.3 x

VDDIO

VHY Input Hysteresis SDA and SCL >50 mV

IOZ TRI-STATE Output Current PDB = 0V

VOUT = 0V or VDD

-20 ±1 +20 µA

IIN Input Current SDA or SCL,

Vin = VDDIO or GND -20 ±1 +20 µA

CIN Input Pin Capacitance <5 pF

VOL Low Level Output Voltage SCL and SDA

VDDIO = 3.0V

IOL = 1.5 mA

0.36 V

SCL and SDA

VDDIO = 1.71V

IOL = 1 mA

0.36 V

Note 1: “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability

and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in

the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional; the device

should not be operated beyond such conditions.

Note 2: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified

or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except VOD, ΔVOD,

VTH and VTL which are differential voltages.

Note 4: Typical values represent most likely parametric norms at 1.8V or 3.3V, TA = +25°C, and at the Recommended Operation Conditions at the time of product

characterization and are not guaranteed.

Note 5: tPLD and tDDLT is the time required by the serializer and deserializer to obtain lock when exiting power-down state with an active PCLK

Note 6: tDCJ is the maximum amount of jitter measured over 30,000 samples based on Time Interval Error (TIE).

Note 7: tDPJ is the maximum amount the period is allowed to deviate measured over 30,000 samples.

Note 8: tDCCJ is the maximum amount of jitter between adjacent clock cycles measured over 30,000 samples.

Note 9: Supply noise testing was done with minimum capacitors (as shown on Figures 35, 36) on the PCB. A sinusoidal signal is AC coupled to the VDDn (1.8V)

supply with amplitude = 25 mVp-p measured at the device VDDn pins. Bit error rate testing of input to the Ser and output of the Des with 10 meter cable shows

no error when the noise frequency on the Ser is less than 1 MHz. The Des on the other hand shows no error when the noise frequency is less than 750 kHz.

Note 10: Specification is guaranteed by characterization and is not tested in production.

Note 11: Specification is guaranteed by design.

Note 12: Recommended Input Timing Requirements are input specifications and not tested in production.

Note 13: UI – Unit Interval is equivalent to one ideal serialized data bit width. The UI scales with PCLK frequency.

Note 14: tRJIT max (0.61UI) is limited by instrumentation and actual tRJIT of in-band jitter at low frequency (<2 MHz) is greater 1 UI.

www.national.com 14

DS90UB903Q/DS90UB904Q

AC Timing Diagrams and Test Circuits

30125452

FIGURE 5. “Worst Case” Test Pattern

30125446

30125447

FIGURE 6. Serializer CML Output Load and Transition Times

15 www.national.com

DS90UB903Q/DS90UB904Q

30125448

30125430

FIGURE 7. Serializer VOD DC Diagram

30125434

FIGURE 8. Differential VTH/VTL Definition Diagram

30125416

FIGURE 9. Serializer Input Clock Transition Times

www.national.com 16

DS90UB903Q/DS90UB904Q

30125449

FIGURE 10. Serializer Setup/Hold Times

30125432

FIGURE 11. Serializer Data Lock Time

30125450

FIGURE 12. Serializer Delay

30125413

FIGURE 13. Deserializer Data Lock Time

17 www.national.com

DS90UB903Q/DS90UB904Q

30125414

FIGURE 14. Deserializer LVCMOS Output Load and Transition Times

30125411

FIGURE 15. Deserializer Delay

30125431

FIGURE 16. Deserializer Output Setup/Hold Times

30125458

FIGURE 17. Receiver Input Jitter Tolerance

www.national.com 18

DS90UB903Q/DS90UB904Q

30125462

FIGURE 18. Typical Serializer Jitter Transfer Function Curve at 43 MHz

30125459

FIGURE 19. Typical Deserializer Input Jitter Tolerance Curve at 43 MHz

30125435

FIGURE 20. Spread Spectrum Clock Output Profile

19 www.national.com

DS90UB903Q/DS90UB904Q

TABLE 1. DS90UB903Q Control Registers

Addr

(Hex) Name Bits Field R/W Default Description

0I2C Device ID

7:1 DEVICE ID

RW 0xB0'h

7-bit address of Serializer; 0x58'h

(1011_000X'b) default

0 SER ID SEL 0: Device ID is from ID[x]

1: Register I2C Device ID overrides ID[x]

1 Reset

7:3 RESERVED 0x00'h Reserved

2 STANDBY RW 0

Standby mode control. Retains control register data.

Supported only when MODE = 0

0: Enabled. Low-current Standby mode with wake-up

capability. Suspends all clocks and functions.

1: Disabled. Standby and wake-up disabled

1DIGITAL

RESET0 RW 0

self clear

1: Resets the device to default register values. Does not

affect device I2C Bus or Device ID

0 DIGITAL RESET1 RW 0

self clear

1: Digital Reset, retains all register values

2 Reserved 7:0 RESERVED 0x20'h Reserved

Reserved 7:6 RESERVED 11'b Reserved

VDDIO Control 5 VDDIO CONTOL RW 1

Auto VDDIO detect

Allows manual setting of VDDIO by register.

0: Disable

1: Enable (auto detect mode)

VDDIO Mode 4 VDDIO MODE RW 1

VDDIO voltage set

Only used when VDDIOCONTROL = 0

0: 1.8V

1: 3.3V

I2C Pass-

Through 3I2C PASS-

THROUGH RW 1

I2C Pass-Through

0: Disabled

1: Enabled

RESERVED 2 RESERVED 0 Reserved

PCLK_AUTO 1 PCLK_AUTO RW 1

Switch over to internal 25 MHz Oscillator clock in the

absence of PCLK

0: Disable

1: Enable

TRFB 0 TRFB RW 1

Pixel Clock Edge Select:

0: Parallel Interface Data is strobed on the Falling Clock

Edge.

1: Parallel Interface Data is strobed on the Rising Clock

Edge.

4 RESERVED 7:0 RESERVED 0x80'h Reserved

5I2C Bus Rate 7:0 I2C BUS RATE RW 0x40'h

I2C SCL frequency is determined by the following:

fSCL = 6.25 MHz / Register value (in decimal)

0x40'h = ~100 kHz SCL (default)

Note: Register values <0x32'h are NOT supported.

6 DES ID 7:1 DES DEV ID RW 0xC0'h Deserializer Device ID = 0x60'h

(1100_000X'b) default

0 RESERVED Reserved

7 Slave ID 7:1 SLAVE DEV ID RW 0x00'h Slave Device ID. Sets remote slave I2C address.

0 RESERVED Reserved

8 Reserved 7:0 RESERVED 0x00'h Reserved

9 Reserved 7:0 RESERVED 0x01'h Reserved

A Reserved 7:0 RESERVED 0x00'h Reserved

www.national.com 20

DS90UB903Q/DS90UB904Q

Addr

(Hex) Name Bits Field R/W Default Description

B Reserved 7:0 RESERVED 0x00'h Reserved

Reserved 7:3 RESERVED 0x00'h Reserved

PCLK Detect 2 PCLK DETECT R 0 1: Valid PCLK detected

0: Valid PCLK not detected

Reserved 3 RESERVED 0 Reserved

Cable Link

Detect Status 0 LINK DETECT R 0 0: Cable link not detected

1: Cable link detected

D Reserved 7:0 RESERVED 0x11'h Reserved

E Reserved 7:0 RESERVED 0x01'h Reserved

F Reserved 7:0 RESERVED 0x03'h Reserved

10 Reserved 7:0 RESERVED 0x03'h Reserved

11 Reserved 7:0 RESERVED 0x03'h Reserved

12 Reserved 7:0 RESERVED 0x03'h Reserved

13 General Purpose

Control Reg 7:0

GPCR[7]

RW 0x00'h

0: LOW

GPCR[6] 1: HIGH

GPCR[5]

GPCR[4]

GPCR[3]

GPCR[2]

GPCR[1]

GPCR[0]

21 www.national.com

DS90UB903Q/DS90UB904Q

TABLE 2. DS90UB904Q Control Registers

Addr

(Hex) Name Bits Field R/W Default Description

0I2C Device ID

7:1 DEVICE ID

RW 0xC0'h 7-bit address of Deserializer;

0x60h

(1100_000X) default

0 DES ID SEL 0: Device ID is from ID[x]

1: Register I2C Device ID overrides ID[x]

1 Reset

7:3 RESERVED 0x00'h Reserved

2 REM_WAKEUP RW 0

Remote Wake-up Select

1: Enable

Generate remote wakeup signal automatically wake-up

the Serializer in Standby mode

0: Disable

Puts the Serializer in Standby mode

1 DIGITALRESET0 RW 0

self clear

1: Resets the device to default register values. Does not

affect device I2C Bus or Device ID

0 DIGITALRESET1 RW 0

self clear

1: Digital Reset, retains all register values

RESERVED 7:6 RESERVED 00'b Reserved

Auto Clock 5 AUTO_CLOCK RW 0 1: Output PCLK or Internal 25 MHz Oscillator clock

0: Only PCLK when valid PCLK present

OSS Select 4 OSS_SEL RW 0

Output Sleep State Select

0: Outputs = TRI-STATE, when LOCK = L

1: Outputs = LOW , when LOCK = L

SSCG 3:0 SSCG 0000'b

SSCG Select

0000: Normal Operation, SSCG OFF (default)

0001: fmod (kHz) PCLK/2168, fdev ±0.50%

0010: fmod (kHz) PCLK/2168, fdev ±1.00%

0011: fmod (kHz) PCLK/2168, fdev ±1.50%

0100: fmod (kHz) PCLK/2168, fdev ±2.00%

0101: fmod (kHz) PCLK/1300, fdev ±0.50%

0110: fmod (kHz) PCLK/1300, fdev ±1.00%

0111: fmod (kHz) PCLK/1300, fdev ±1.50%

1000: fmod (kHz) PCLK/1300, fdev ±2.00%

1001: fmod (kHz) PCLK/868, fdev ±0.50%

1010: fmod (kHz) PCLK/868, fdev ±1.00%

1011: fmod (kHz) PCLK/868, fdev ±1.50%

1100: fmod (kHz) PCLK/868, fdev ±2.00%

1101: fmod (kHz) PCLK/650, fdev ±0.50%

1110: fmod (kHz) PCLK/650, fdev ±1.00%

1111: fmod (kHz) PCLK/650, fdev ±1.50%

www.national.com 22

DS90UB903Q/DS90UB904Q

Addr

(Hex) Name Bits Field R/W Default Description

RESERVED 7:6 RESERVED 11'b Reserved

VDDIO Control 5 VDDIO

CONTROL RW 1

Auto voltage control

0: Disable

1: Enable (auto detect mode)

VDDIO Mode 4 VDDIO MODE RW 0

VDDIO voltage set

0: 1.8V

1: 3.3V

I2C Pass-Through 3I2C PASS-

THROUGH RW 1

I2C Pass-Through Mode

0: Disabled

1: Enabled

Auto ACK 2 AUTO ACK RW 0 0: Disable

1: Enable

RESERVED 1 RESERVED 0 Reserved

RRFB 0 RRFB RW 1

Pixel Clock Edge Select

0: Parallel Interface Data is strobed on the Falling Clock

Edge

1: Parallel Interface Data is strobed on the Rising Clock

Edge.

4 EQ Control 7:0 EQ RW 0x00'h

EQ Gain

00'h = ~0.0 dB

01'h = ~4.5 dB

03'h = ~6.5 dB

07'h = ~7.5 dB

0F'h = ~8.0 dB

1F'h = ~11.0 dB

3F'h = ~12.5 dB

FF'h = ~14.0 dB

5 RESERVED 7:0 RESERVED 0x00'h Reserved

RESERVED 7 RESERVED 0 Reserved

SCL Prescale 6:4 SCL_PRESCALE RW 000'b

Prescales the SCL clock line when reading data byte

from a slave device (MODE = 0)

000 : ~100 kHz SCL (default)

001 : ~125 kHz SCL

101 : ~11 kHz SCL

110 : ~33 kHz SCL

111 : ~50 kHz SCL

Other values are NOT supported.

Remote NACK 3 REM_NACK_TIM

ER RW 1

Remote NACK Timer Enable

In slave mode (MODE = 1) if bit is set the I2C core will

automatically timeout when no acknowledge condition

was detected.

1: Enable

0: Disable

Remote NACK 2:0 NACK_TIMEOUT RW 111'b

Remote NACK Timeout.

000: 2.0 ms

001: 5.2 ms

010: 8.6 ms

011: 11.8 ms

100: 14.4 ms

101: 18.4 ms

110: 21.6 ms

111: 25.0 ms

23 www.national.com

DS90UB903Q/DS90UB904Q

Addr

(Hex) Name Bits Field R/W Default Description

7 SER ID 7:1 SER DEV ID RW 0xB0'h Serializer Device ID = 0x58'h

(1011_000X'b) default

0 RESERVED Reserved

8 ID[0] Index 7:1 ID[0] INDEX RW 0x00'h Target slave Device ID slv_id0 [7:1]

0 RESERVED Reserved

9 ID[1] Index 7:1 ID[1] INDEX RW 0x00'h Target slave Device ID slv_id1 [7:1]

0 RESERVED Reserved

A ID[2] Index 7:1 ID[2] INDEX RW 0x00'h Target slave Device ID slv_id2 [7:1]

0 RESERVED Reserved

B ID[3] Index 7:1 ID[3] INDEX RW 0x00'h Target slave Device ID slv_id3 [7:1]

0 RESERVED Reserved

C ID[4] Index 7:1 ID[4] INDEX RW 0x00'h Target slave Device ID slv_id4 [7:1]

0 RESERVED Reserved

D ID[5] Index 7:1 ID[5] INDEX RW 0x00'h Target slave Device ID slv_id5 [7:1]

0 RESERVED Reserved

E ID[6] Index 7:1 ID[6] INDEX RW 0x00'h Target slave Device ID slv_id6 [7:1]

0 RESERVED Reserved

F ID[7] Index 7:1 ID[7] INDEX RW 0x00'h Target slave Device ID slv_id7 [7:1]

0 RESERVED Reserved

10 ID[0] Match 7:1 ID[0] MATCH RW 0x00'h Alias to match Device ID slv_id0 [7:1]

0 RESERVED Reserved

11 ID[1] Match 7:1 ID[1] MATCH RW 0x00'h Alias to match Device ID slv_id1 [7:1]

0 RESERVED Reserved

12 ID[2] Match 7:1 ID[2] MATCH RW 0x00'h Alias to match Device ID slv_id2 [7:1]

0 RESERVED Reserved

13 ID[3] Match 7:1 ID[3] MATCH RW 0x00'h Alias to match Device ID slv_id3 [7:1]

0 RESERVED Reserved

14 ID[4] Match 7:1 ID[4] MATCH RW 0x00'h Alias to match Device ID slv_id4 [7:1]

0 RESERVED Reserved

15 ID[5] Match 7:1 ID[5] MATCH RW 0x00'h Alias to match Device ID slv_id5 [7:1]

0 RESERVED Reserved

16 ID[6] Match 7:1 ID[6] MATCH RW 0x00'h Alias to match Device ID slv_id6 [7:1]

0 RESERVED Reserved

17 ID[7] Match 7:1 ID[7] MATCH RW 0x00'h Alias to match Device ID slv_id [7:1]

0 RESERVED Reserved

18 RESERVED 7:0 RESERVED 0x00'h Reserved

19 RESERVED 7:0 RESERVED 0x01'h Reserved

1A RESERVED 7:0 RESERVED 0x00'h Reserved

1B RESERVED 7:0 RESERVED 0x00'h Reserved

RESERVED 7:3 RESERVED 0x00'h Reserved

RESERVED 2 RESERVED 0 Reserved

Signal Detect

Status 1 R 0 0: Active signal not detected

1: Active signal detected

LOCK Pin Status 0 R 0 0: CDR/PLL Unlocked

1: CDR/PLL Locked

1D Reserved 7:0 RESERVED 0x17'h Reserved

1E Reserved 7:0 RESERVED 0x07'h Reserved

1F Reserved 7:0 RESERVED 0x01'h Reserved

20 Reserved 7:0 RESERVED 0x01'h Reserved

www.national.com 24

DS90UB903Q/DS90UB904Q

Addr

(Hex) Name Bits Field R/W Default Description

21 Reserved 7:0 RESERVED 0x01'h Reserved

22 Reserved 7:0 RESERVED 0x01'h Reserved

23 General Purpose

Control Reg 7:0

GPCR[7]

GPCR[6]

GPCR[5]

GPCR[4]

GPCR[3]

GPCR[2]

GPCR[1]

GPCR[0]

RW 0x00'h

0: LOW

1: HIGH

24 BIST 0 BIST_EN RW 0

BIST Enable

0: Normal operation

1: Bist Enable

25 BIST_ERR 7:0 BIST_ERR R 0x00'h Bist Error Counter

26 Remote Wake

Enable

7:6 REM_WAKEUP_

EN RW 00'b

11: Enable remote wake up mode

00: Normal operation mode

Other values are NOT supported

5:0 RESERVED RW 0 Reserved

25 www.national.com

DS90UB903Q/DS90UB904Q

Functional Description

The DS90UB903Q/904Q FPD-Link III chipset is intended for

video display applications. The Serializer/ Deserializer

chipset operates from a 10 MHz to 43 MHz pixel clock fre-

quency. The DS90UB903Q transforms a 21-bit wide parallel

LVCMOS data bus along with a bidirectional control bus into

a single high-speed differential pair. The high-speed serial bit

stream contains an embedded clock and DC-balance infor-

mation which enhances signal quality to support AC coupling.

The DS90UB904Q receives the single serial data stream and

converts it back into a 21-bit wide parallel data bus together

with the bidirectional control channel data bus.

The control channel function of the DS90UB903Q/904Q pro-

vides bidirectional communication between the host proces-

sor and display. The integrated control channel transfers data

simultaneously over the same differential pair used for video

data interface. This interface offers advantages over other

chipsets by eliminating the need for additional wires for pro-

gramming and control. The control supports I2C port. The

bidirectional control channel offers asymmetrical communi-

cation and is not dependent on video blanking intervals.

DISPLAY APPLICATION

The DS90UB903Q/904Q chipset is intended for interface be-

tween a host (graphics processor) and a Display. It supports

a 21 bit parallel video bus for 18-bit color depth (RGB666)

display format. In a RGB666 configuration, 18 color bits (R

[5:0], G[5:0], B[5:0]), Pixel Clock (PCLK) and three control bits

(VS, HS and DE) are supported across the serial link.

The DS90UB903Q Serializer accepts a 21-bit parallel data

bus along with a bidirectional control bus. The parallel data

and bidirectional control channel information is converted into

a single differential link. The integrated bidirectional control

channel bus supports I2C compatible operation for controlling

auxiliary data transport to and from host processor and dis-

play module. The DS90UB904Q Deserializer extracts the

clock/control information from the incoming data stream and

reconstructs the 21-bit data with control channel data.

30125406

FIGURE 21. Typical Display System Diagram

SERIAL FRAME FORMAT

The DS90UB903Q/904Q chipset will transmit and receive a

pixel of data in the following format:

30125461

FIGURE 22. Serial Bitstream for 28-bit Symbol

The High Speed Forward Channel is a 28-bit symbol com-

posed of 21 bits of data containing video data & control

information transmitted from Serializer to Deserializer. CLK1

and CLK0 represent the embedded clock in the serial stream.

CLK1 is always HIGH and CLK0 is always LOW. This data

payload is optimized for signal transmission over an AC cou-

pled link. Data is randomized, balanced and scrambled.

The bidirectional control channel data is transferred along

with the high-speed forward data over the same serial link.

This architecture provides a full duplex low speed forward

channel across the serial link together with a high speed for-

ward channel without the dependence of the video blanking

phase.

DESCRIPTION OF BIDIRECTIONAL CONTROL BUS AND

I2C MODES

The I2C compatible interface allows programming of the

DS90UB903Q, DS90UB904Q, or an external remote device

(such as a display) through the bidirectional control channel.

DS90UB903Q/904Q chipset are employed through the clock

(SCL) and data (SDA) lines. These two signals have open-

drain I/Os and both lines must be pulled-up to VDDIO by

external resistor. Figure 4 shows the timing relationships of

the clock (SCL) and data (SDA) signals. Pull-up resistors or

current sources are required on the SCL and SDA busses to

pull them high when they are not being driven low. A logic zero

is transmitted by driving the output low. A logic high is trans-

www.national.com 26

DS90UB903Q/DS90UB904Q

mitted by releasing the output and allowing it to be pulled-up

externally. The appropriate pull-up resistor values will depend

upon the total bus capacitance and operating speed. The

DS90UB903Q/904Q I2C bus data rate supports up to 100

kbps according to I2C specification.

To start any data transfer, the DS90UB903Q/904Q must be

configured in the proper I2C mode. Each device can function

as an I2C slave proxy or master proxy depending on the mode

determined by MODE pin. The Ser/Des interface acts as a

virtual bridge between Master Controller Unit (MCU) and the

remote device. When the MODE pin is set to High, the device

is treated as a slave proxy; acts as a slave on behalf of the

remote slave. When addressing a remote peripheral or Seri-

alizer/Deserializer (not wired directly to the MCU), the slave

proxy will forward any byte transactions sent by the Master

controller to the target device. When MODE pin is set to Low,

the device will function as a master proxy device; acts as a

master on behalf of the I2C master controller. Note that the

devices must have complementary settings for the MODE

configuration. For example, if the Serializer MODE pin is set

to High then the Deserializer MODE pin must be set to Low

and vice-versa.

30125460

FIGURE 23. Write Byte

30125410

FIGURE 24. Read Byte

30125441

FIGURE 25. Basic Operation

27 www.national.com

DS90UB903Q/DS90UB904Q

30125442

FIGURE 26. START and STOP Conditions

SLAVE CLOCK STRETCHING

In order to communicate and synchronize with remote de-

vices on the I2C bus through the bidirectional control channel,

slave clock stretching must be supported by the I2C master

controller/MCU. The chipset utilizes bus clock stretching

(holding the SCL line low) during data transmission; where

the I2C slave pulls the SCL line low on the 9th clock of every

I2C data transfer (before the ACK signal). The slave device

will not control the clock and only stretches it until the remote

peripheral has responded; which is typically in the order of 12

us (typical).

ID[X] ADDRESS DECODER

The ID[x] pin is used to decode and set the physical slave

address of the Serializer/Deserializer (I2C only) to allow up to

six devices on the bus using only a single pin. The pin sets

one of six possible addresses for each Serializer/Deserializer

device. The pin must be pulled to VDD (1.8V, NOT VDDIO))

with a 10 kΩ resistor and a pull down resistor (RID) of the

recommended value to set the physical device address. The

recommended maximum resistor tolerance is 0.1% worst

case (0.2% total tolerance).

30125443

FIGURE 27. Bidirectional Control Bus Connection

TABLE 3. ID[x] Resistor Value – DS90UB903Q

ID[x] Resistor Value - DS90UB903Q Ser

Resistor

RID Ω

(±0.1%)

Address 7'b

(Note 11)

Address 8'b 0

appended (WRITE)

GND

7b' 101 1000 (h'58) 8b' 1011 0000 (h'B0)

2.0k 7b' 101 1001 (h'59) 8b' 1011 0010 (h'B2)

4.7k 7b' 101 1010 (h'5A) 8b' 1011 0100 (h'B4)

8.2k 7b' 101 1011 (h'5B) 8b' 1011 0110 (h'B6)

12.1k 7b' 101 1100 (h'5C) 8b' 1011 1000 (h'B8)

39.0k 7b' 101 1110 (h'5E) 8b' 1011 1100 (h'BC)

TABLE 4. ID[x] Resistor Value – DS90UB904Q

ID[x] Resistor Value - DS90UB904Q Des

Resistor

RID Ω

(±0.1%)

Address 7'b

(Note 11)

Address 8'b 0

appended (WRITE)

GND

7b' 110 0000 (h'60) 8b' 1100 0000 (h'C0)

2.0k 7b' 110 0001 (h'61) 8b' 1100 0010 (h'C2)

4.7k 7b' 110 0010 (h'62) 8b' 1100 0100 (h'C4)

8.2k 7b' 110 0011 (h'63) 8b' 1101 0110 (h'C6)

12.1k 7b' 110 0100 (h'64) 8b' 1101 1000 (h'C8)

39.0k 7b' 110 0110 (h'66) 8b' 1100 1100 (h'CC)

www.national.com 28

DS90UB903Q/DS90UB904Q

CAMERA MODE OPERATION

In Camera mode, I2C transactions originate from the Deseri-

alizer from the Master controller (Figure 28). The I2C slave

core in the Deserializer will detect if a transaction is intended

for the Serializer or a slave at the Serializer. Commands are

sent over the bidirectional control channel to initiate the trans-

actions. The Serializer will receive the command and gener-

ate an I2C transaction on its local I2C bus. At the same time,

the Serializer will capture the response on the I2C bus and

return the response as a command on the forward channel

link. The Deserializer parses the response and passes the

appropriate response to the Deserializer I2C bus.

To configure the devices for camera mode operation, set the

Serializer MODE pin to Low and the Deserializer MODE pin

to High. Before initiating any I2C commands, the Deserializer

needs to be programmed with the target slave device ad-

dresses and Serializer device address. SER_DEV_ID Regis-

ter 0x07h sets the Serializer device address and

SLAVE_x_MATCH/SLAVE_x_INDEX registers

0x08h~0x17h set the remote target slave addresses. The

slave address match registers must also be set. In slave mode

the address register is compared with the address byte sent

by the I2C master. If the addresses are equal to any of regis-

ters values, the I2C slave will acknowledge the transaction to

the I2C master allowing reads or writes to target device.

30125440

FIGURE 28. Typical Camera System Diagram

DISPLAY MODE OPERATION

In Display mode, I2C transactions originate from the controller

attached to the Serializer. The I2C slave core in the Serializer

will detect if a transaction targets (local) registers within the

Serialier or the (remote) registers within the Deserializer or a

remote slave connected to the I2C master interface of the De-

serializer. Commands are sent over the forward channel link

to initiate the transactions. The Deserializer will receive the

command and generate an I2C transaction on its local I2C

bus. At the same time, the Deserializer will capture the re-

sponse on the I2C bus and return the response as a command

on the bidirectional control channel. The Serializer parses the

response and passes the appropriate response to the Serial-

izer I2C bus.

The physical device ID of the I2C slave in the Serializer is

determined by the analog voltage on the ID[x] input. It can be

reprogrammed by using the SER_DEV_ID register and set-

ting the bit . The device ID of the logical I2C slave in the

Deserializer is determined by programming the DES ID in the

Serializer. The state of the ID[x] input on the Deserializer is

used to set the device ID. The I2C transactions between Ser/

Des will be bridged between the host to the remote slave.

To configure the devices for display mode operation, set the

Serializer MODE pin to High and the Deserializer MODE pin

to Low. Before initiating any I2C commands, the Serializer

needs to be programmed with the target slave device address

and Serializer device address. DES_DEV_ID Register 0x06h

sets the Deserializer device address and SLAVE_DEV_ID

slave address matches any of registers values, the I2C slave

will acknowledge the transaction allowing read or write to tar-

get device. Note: In Display mode operation, registers

0x08h~0x17h on Deserializer must be reset to 0x00.

PROGRAMMABLE CONTROLLER

An integrated I2C slave controller is embedded in each of the

DS90UB903Q Serializer and DS90UB904Q Deserializer. It

must be used to access and program the extra features em-

bedded within the configuration registers. Refer to Table 1

and Table 2 for details of control registers.

I2C PASS THROUGH

I2C pass-through provides an alternative means to indepen-

dently address slave devices. The mode enables or disables

I2C bidirectional control channel communication to the remote

I2C bus. This option is used to determine whether or not an

I2C instruction is to be transferred over to the remote I2C de-

vice. When enabled, the I2C bus traffic will continue to pass

through and will be received by I2C devices downstream. If

disabled, I2C commands will be excluded to the remote I2C

device. The pass through function also provides access and

communication to only specific devices on the remote bus.

The feature is effective for both Camera mode and Display

mode.

SYNCHRONIZING MULTIPLE LINKS

For applications requiring synchronization across multiple

links, it is recommended to utilize the General Purpose Input/

Output (GPI/GPO) pins to transmit control signals to synchro-

nize slave peripherals together. To synchronize the periph-

erals properly, the system controller needs to provide a sync

signal output. Note this form of synchronization timing rela-

tionship has a non-deterministic latency. After the control data

is reconstructed from the birectional control channel, there will

be a time variation of the GPI/GPO signals arriving at the dif-

ferent target devices (between the parallel links). The maxi-

mum latency delta (t1) of the GPI/GPO data transmitted

across multiple links is 25 us.

29 www.national.com

DS90UB903Q/DS90UB904Q

Note: The user must verify that the timing variations between

the different links are within their system and timing specifi-

cations.

The maximum time (t1) between the rising edge of GPI/GPO

(i.e. sync signal) arriving at SER A and SER B is 25 us.

30125454

FIGURE 29. GPI/GPO Delta Latency

GENERAL PURPOSE I/O (GPI/GPO)

The DS90UB903Q/904Q has up to 4 GPO and 4 GPI on the

Serializer and Deserializer respectively. The GPI/GPO max-

imum switching rate is up to 66 kHz for communication be-

tween Deserializer GPI to Serializer GPO.

AT-SPEED BIST (BISTEN, PASS)

An optional AT SPEED Built in Self Test (BIST) feature sup-

ports at speed testing of the high-speed serial and the bidi-

rectional control channel link. Control pins at the Deserializer

are used to enable the BIST test mode and allow the system

to initiate the test and set the duration. A HIGH on PASS pin

indicates that all payloads received during the test were error

free during the BIST duration test. A LOW on this pin at the

conclusion of the test indicates that one or more payloads

were detected with errors.

The BIST duration is defined by the width of BISTEN. BIST

starts when Deserializer LOCK goes HIGH and BISTEN is set

HIGH. BIST ends when BISTEN goes LOW. Any errors de-

tected after the BIST Duration are not included in PASS logic.

Note: AT-SPEED BIST is only available in the Camera mode

and not the Display mode

The following diagram shows how to perform system AT

SPEED BIST:

www.national.com 30

DS90UB903Q/DS90UB904Q

30125445

FIGURE 30. AT-SPEED BIST System Flow Diagram

Step 1: Place the Deserializer in BIST Mode.

Serializer and Deserializer power supply must be supplied.

Enable the AT SPEED BIST mode on the Deserializer by set-

ting the BISTEN pin High. The 904 GPI[1:0] pins are used to

select the PCLK frequency of the on-chip oscillator for the

BIST test on high speed data path.

TABLE 5. BIST Oscillator Frequency Select

Des GPI

[1:0]

Oscillator

Source

min

(MHz)

typ

(MHz)

max

(MHz )

00 External PCLK 10 43

01 Internal 50

10 Internal 25

11 Internal 12.5

The Deserializer GPI[1:0] set to 00 will bypass the on-chip

oscillator and an external oscillator to Serializer PCLK input

is required. This allows the user to operate BIST under dif-

ferent frequencies other than the predefined ranges.

Step 2: Enable AT SPEED BIST by placing the Serializer into

BIST mode.

Deserializer will communicate through the bidirectional con-

trol channel to configure Serializer into BIST mode. Once the

BIST mode is set, the Serializer will initiate BIST transmission

to the Deserializer.

Wait 10 ms for Deserializer to acquire lock and then monitor

the LOCK pin transition from LOW to HIGH. At this point, AT

SPEED BIST is operational and the BIST process has begun.

The Serializer will start transfer of an internally generated

PRBS data pattern through the high speed serial link. This

pattern traverses across the interconnecting link to the De-

serializer. Check the status of the PASS pin; a HIGH indicates

a pass, a LOW indicates a fail. A fail will stay LOW for ½ a

clock cycle. If two or more bits in the serial frame fail, the

PASS pin will toggle ½ clock cycle HIGH and ½ clock cycle

low. The user can use the PASS pin to count the number of

fails on the high speed link. In addition, there is a defined SER

and DES register that will keep track of the accumulated error

count. The Serializer 903 GPO[0] pin will be assigned as a

PASS flag error indicator for the bidirectional control channel

link.

31 www.national.com

DS90UB903Q/DS90UB904Q

30125464

FIGURE 31. BIST Timing Diagram

Step 3: Stop at SPEED BIST by turning off BIST mode in the

Deserializer to determine Pass/Fail.

To end BIST, the system must pull BISTEN pin of the Dese-

rializer LOW. The BIST duration is fully defined by the BIS-

TEN width and Deserializer LOCK is HIGH; thus the Bit Error

Rate is determined by how long the system holds BISTEN

HIGH.

30125405

FIGURE 32. BIST BER Calculation

Step 4: Place system in Normal Operating Mode by disabling

BIST at the Serializer.

Once Step 3 is complete, AT SPEED BIST is over and the

Deserializer is out of BIST mode. To fully return to Normal

mode, apply Normal input data into the Serializer.

Any PASS result will remain unless it is changed by a new

BIST session or cleared by asserting and releasing PDB. The

default state of PASS after a PDB toggle is HIGH.

It is important to note that AT SPEED BIST will only determine

if there is an issue on the link that is not related to the clock

and data recovery of the link (whose status is flagged with

LOCK pin).

LVCMOS VDDIO OPTION

1.8V or 3.3V SER Inputs and DES Outputs are user seletable

to provide compatibility with 1.8V and 3.3V system interfaces.

REMOTE WAKE UP (Camera Mode)

After initial power up, the Serializer is in a low-power Standby

mode. The Deserializer (controlled by ECU/MCU) 'Remote

Wake-up' register allows the Deserializer side to generate a

signal across the link to remotely wake-up the Serializer.

Once the Serializer detects the wake-up signal Serializer

switches from Standby mode to active mode. In active mode,

the Serializer locks onto PCLK input (if present), otherwise

the on-chip oscillator is used as the input clock source. Note

the MCU controller should monitor the Deserializer LOCK pin

and confirm LOCK = H before performing any I2C communi-

cation across the link.

www.national.com 32

DS90UB903Q/DS90UB904Q

For Remote Wake-up to function properly:

•The chipset needs to be configured in Camera mode:

Serializer MODE = 0 and Deserializer MODE = 1

•Serializer expects remote wake-up by default at power on.

•Configure the control channel driver of the Deserializer to

be in remote wake-up mode by setting Deserializer

•Perform remote wake-up on Serializer by setting

Deserializer Register 0x01 b[2] = 1

•Return the control channel driver of the Deserializer to the

normal operation mode by setting Deserializer Register

0x26h = 0x00h

Serializer can also be put into standby mode by programming

the Deserializer remote wake-up control register 0x01 b[2]

REM_WAKEUP to 0.

POWERDOWN

The SER has a PDB input pin to ENABLE or Powerdown the

device. The modes can be controlled by the host and is used

to disable the Link to save power when the remote device is

not operational. An auto mode is also available. In this mode,

the PDB pin is tied High and the SER switches over to an

internal oscillator when the PCLK stops or not present. When

a PCLK starts again, the SER will then lock to the valid input

PCLK and transmits the data to the DES. In powerdown

mode, the high-speed driver outputs are static (High).

The DES has a PDB input pin to ENABLE or Powerdown the

device. This pin can be controlled by the system and is used

to disable the DES to save power. An auto mode is also avail-

able. In this mode, the PDB pin is tied High and the DES will

enter powerdown when the serial stream stops. When the

serial stream starts up again, the DES will lock to the input

stream and assert the LOCK pin and output valid data. In

powerdown mode, the Data and PCLK outputs are set by the

OSS_SEL control register.

POWER UP REQUIREMENTS AND PDB PIN

It is required to delay and release the PDB input signal after

VDD (VDDn and VDDIO) power supplies have settled to the

recommended operating voltages. A external RC network can

be connected to the PDB pin to ensure PDB arrives after all

the VDD have stabilized.

SIGNAL QUALITY ENHANCERS

Des - Receiver Input Equalization (EQ)

The receiver inputs provided input equalization filter in order

to compensate for loss from the media. The level of equal-

ization is controlled via register setting.

EMI REDUCTION

Des - Receiver Staggered Output

The Receiver staggered outputs allows for outputs to switch

in a random distribution of transitions within a defined window.

Outputs transitions are distributed randomly. This minimizes

the number of outputs switching simultaneously and helps to

reduce supply noise. In addition it spreads the noise spectrum

out reducing overall EMI.

Des Spread Spectrum Clocking

The DS90UB904Q parallel data and clock outputs have pro-

grammable SSCG ranges from 9 kHz–66 kHz and ±0.5%–

±2% from 20 MHz to 43 MHz. The modulation rate and mod-

ulation frequency variation of output spread is controlled

through the SSC control registers.

PIXEL CLOCK EDGE SELECT (TRFB/RRFB)

The TRFB/RRFB selects which edge of the Pixel Clock is

used. For the SER, this register determines the edge that the

data is latched on. If TRFB register is 1, data is latched on the

Rising edge of the PCLK. If TRFB register is 0, data is latched

on the Falling edge of the PCLK. For the DES, this register

determines the edge that the data is strobed on. If RRFB reg-

ister is 1, data is strobed on the Rising edge of the PCLK. If

RRFB register is 0, data is strobed on the Falling edge of the

PCLK.

30125451

FIGURE 33. Programmable PCLK Strobe Select

33 www.national.com

DS90UB903Q/DS90UB904Q

Applications Information

AC COUPLING

The SER/DES supports only AC-coupled interconnects

through an integrated DC balanced decoding scheme. Exter-

nal AC coupling capacitors must be placed in series in the

FPD-Link III signal path as illustrated in Figure 34.

30125438

FIGURE 34. AC-Coupled Connection

For high-speed FPD-Link III transmissions, the smallest avail-

able package should be used for the AC coupling capacitor.

This will help minimize degradation of signal quality due to

package parasitics. The I/O’s require a 100 nF AC coupling

capacitors to the line.

TYPICAL APPLICATION CONNECTION

Figure 35 shows a typical connection of the DS90UB903Q

Serializer.

30125455

FIGURE 35. DS90UB903Q Typical Connection Diagram — Pin Control

www.national.com 34

DS90UB903Q/DS90UB904Q

Figure 36 shows a typical connection of the DS90UB904Q

Deserializer.

30125456

FIGURE 36. DS90UB904Q Typical Connection Diagram — Pin Control

35 www.national.com

DS90UB903Q/DS90UB904Q

TRANSMISSION MEDIA

The Ser/Des chipset is intended to be used over a wide variety

of balanced cables depending on distance and signal quality

requirements. The Ser/Des employ internal termination pro-

viding a clean signaling environment. The interconnect for

FPD-Link III interface should present a differential impedance

of 100 Ohms. Use of cables and connectors that have

matched differential impedance will minimize impedance dis-

continuities. Shielded or un-shielded cables may be used

depending upon the noise environment and application re-

quirements. The chipset's optimum cable drive performance

is achieved at 43 MHz at 10 meters length. The maximum

signaling rate increases as the cable length decreases.

Therefore, the chipset supports 50 MHz at shorter distances.

Other cable parameters that may limit the cable's perfor-

mance boundaries are: cable attenuation, near-end crosstalk

and pair-to-pair skew.

For obtaining optimal performance, we recommend:

•Use Shielded Twisted Pair (STP) cable

•100Ω differential impedance and 24 AWG (or lower AWG)

cable

•Low skew, impedance matched

•Ground and/or terminate unused conductors

Figure 37 shows the Typical Performance Characteristics

demonstrating various lengths and data rates using Rosen-

berger HSD and Leoni DACAR 538 Cable.

30125457

*Note: Equalization is enabled for cable lengths greater than 7 meters

FIGURE 37. Rosenberger HSD & Leoni DACAR 538 Cable Performance

PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS

Circuit board layout and stack-up for the Ser/Des devices

should be designed to provide low-noise power feed to the

device. Good layout practice will also separate high frequency

or high-level inputs and outputs to minimize unwanted stray

noise pickup, feedback and interference. Power system per-

formance may be greatly improved by using thin dielectrics (2

to 4 mils) for power / ground sandwiches. This arrangement

provides plane capacitance for the PCB power system with

low-inductance parasitics, which has proven especially effec-

tive at high frequencies, and makes the value and placement

of external bypass capacitors less critical. External bypass

capacitors should include both RF ceramic and tantalum elec-

trolytic types. RF capacitors may use values in the range of

0.01 uF to 0.1 uF. Tantalum capacitors may be in the 2.2 uF

to 10 uF range. Voltage rating of the tantalum capacitors

should be at least 5X the power supply voltage being used.

Surface mount capacitors are recommended due to their

smaller parasitics. When using multiple capacitors per supply

pin, locate the smaller value closer to the pin. A large bulk

capacitor is recommend at the point of power entry. This is

typically in the 50uF to 100uF range and will smooth low fre-

quency switching noise. It is recommended to connect power

and ground pins directly to the power and ground planes with

bypass capacitors connected to the plane with via on both

ends of the capacitor. Connecting power or ground pins to an

external bypass capacitor will increase the inductance of the

path.

A small body size X7R chip capacitor, such as 0603, is rec-

ommended for external bypass. Its small body size reduces

the parasitic inductance of the capacitor. The user must pay

attention to the resonance frequency of these external bypass

capacitors, usually in the range of 20-30 MHz. To provide ef-

fective bypassing, multiple capacitors are often used to

achieve low impedance between the supply rails over the fre-

quency of interest. At high frequency, it is also a common

practice to use two vias from power and ground pins to the

planes, reducing the impedance at high frequency.

Some devices provide separate power for different portions

of the circuit. This is done to isolate switching noise effects

between different sections of the circuit. Separate planes on

the PCB are typically not required. Pin Description tables typ-

ically provide guidance on which circuit blocks are connected

to which power pin pairs. In some cases, an external filter

many be used to provide clean power to sensitive circuits

such as PLLs.

Use at least a four layer board with a power and ground plane.

Locate LVCMOS signals away from the differential lines to

prevent coupling from the LVCMOS lines to the differential

lines. Closely-coupled differential lines of 100 Ohms are typ-

ically recommended for differential interconnect. The closely

coupled lines help to ensure that coupled noise will appear as

common-mode and thus is rejected by the receivers. The

tightly coupled lines will also radiate less.

Information on the LLP style package is provided in National

Application Note: AN-1187.

www.national.com 36

DS90UB903Q/DS90UB904Q

INTERCONNECT GUIDELINES

See AN-1108 and AN-905 for full details.

•Use 100Ω coupled differential pairs

•Use the S/2S/3S rule in spacings

– S = space between the pair

– 2S = space between pairs

– 3S = space to LVCMOS signal

•Minimize the number of Vias

•Use differential connectors when operating above

500Mbps line speed

•Maintain balance of the traces

•Minimize skew within the pair

Additional general guidance can be found in the LVDS

Owner’s Manual - available in PDF format from the National

web site at: www.national.com/lvds

37 www.national.com

DS90UB903Q/DS90UB904Q

Physical Dimensions inches (millimeters) unless otherwise noted

DS90UB903Q Serializer

NS Package Number SQA40A

DS90UB904Q Deserializer

NS Package Number SQA48A

www.national.com 38

DS90UB903Q/DS90UB904Q

Notes

39 www.national.com

DS90UB903Q/DS90UB904Q

Notes

DS90UB903Q/DS90UB904Q 10 - 43MHz 18 Bit Color FPD-Link III Serializer and Deserializer with

Bidirectional Control Channel

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

www.national.com

Products Design Support

Amplifiers www.national.com/amplifiers WEBENCH® Tools www.national.com/webench

Audio www.national.com/audio App Notes www.national.com/appnotes

Clock and Timing www.national.com/timing Reference Designs www.national.com/refdesigns

Data Converters www.national.com/adc Samples www.national.com/samples

Interface www.national.com/interface Eval Boards www.national.com/evalboards

LVDS www.national.com/lvds Packaging www.national.com/packaging

Power Management www.national.com/power Green Compliance www.national.com/quality/green

Switching Regulators www.national.com/switchers Distributors www.national.com/contacts

LDOs www.national.com/ldo Quality and Reliability www.national.com/quality

LED Lighting www.national.com/led Feedback/Support www.national.com/feedback

Voltage References www.national.com/vref Design Made Easy www.national.com/easy

PowerWise® Solutions www.national.com/powerwise Applications & Markets www.national.com/solutions

Serial Digital Interface (SDI) www.national.com/sdi Mil/Aero www.national.com/milaero

Temperature Sensors www.national.com/tempsensors SolarMagic™ www.national.com/solarmagic

PLL/VCO www.national.com/wireless PowerWise® Design

University

www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION

(“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY

OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO

SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS,

IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS

DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT

NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL

PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR

APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND

APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE

NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO

LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE

AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR

PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY

RIGHT.

LIFE SUPPORT POLICY

NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR

SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL

COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and

whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected

to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform

can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other

brand or product names may be trademarks or registered trademarks of their respective holders.

For the most current product information visit us at www.national.com

National Semiconductor

Americas Technical

Support Center

Email: support@nsc.com

Tel: 1-800-272-9959

National Semiconductor Europe

Technical Support Center

Email: europe.support@nsc.com

National Semiconductor Asia

Pacific Technical Support Center

Email: ap.support@nsc.com

National Semiconductor Japan

Technical Support Center

Email: jpn.feedback@nsc.com

www.national.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,

and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should

obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are

sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard

warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where

mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and

applications using TI components. To minimize the risks associated with customer products and applications, customers should provide

adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,

or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information

published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a

warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual

property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied

by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive

business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional

restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all

express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not

responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably

be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing

such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and

acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products

and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be

provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in

such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are

specifically designated by TI as military-grade or "enhanced plastic."Only products designated by TI as military-grade meet military

specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at

the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are

designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated

products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications

Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers

Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps

DLP®Products www.dlp.com Energy and Lighting www.ti.com/energy

DSP dsp.ti.com Industrial www.ti.com/industrial

Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical

Interface interface.ti.com Security www.ti.com/security

Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Mobile Processors www.ti.com/omap

Wireless Connectivity www.ti.com/wirelessconnectivity

TI E2E Community Home Page e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265